欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16C71-04/SO 参数 Datasheet PDF下载

PIC16C71-04/SO图片预览
型号: PIC16C71-04/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 8位CMOS微控制器与A / D转换器 [8-Bit CMOS Microcontrollers with A/D Converter]
分类和应用: 转换器微控制器
文件页数/大小: 176 页 / 1596 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16C71-04/SO的Datasheet PDF文件第110页浏览型号PIC16C71-04/SO的Datasheet PDF文件第111页浏览型号PIC16C71-04/SO的Datasheet PDF文件第112页浏览型号PIC16C71-04/SO的Datasheet PDF文件第113页浏览型号PIC16C71-04/SO的Datasheet PDF文件第115页浏览型号PIC16C71-04/SO的Datasheet PDF文件第116页浏览型号PIC16C71-04/SO的Datasheet PDF文件第117页浏览型号PIC16C71-04/SO的Datasheet PDF文件第118页  
PIC16C71X  
Applicable Devices 710 71 711 715  
13.2  
DC Characteristics: PIC16LC715-04 (Commercial, Industrial)  
Standard Operating Conditions (unless otherwise stated)  
DC CHARACTERISTICS  
Operating temperature 0˚C  
-40˚C  
Sym Min Typ† Max Units  
TA +70˚C (commercial)  
TA +85˚C (industrial)  
Param  
No.  
Characteristic  
Conditions  
D001  
Supply Voltage  
VDD  
2.5  
-
-
5.5  
-
V
V
LP, XT, RC osc configuration (DC - 4 MHz)  
Device in SLEEP mode  
D002*  
RAM Data Retention VDR  
Voltage (Note 1)  
1.5  
D003  
VDD start voltage to  
ensure internal  
Power-on Reset  
signal  
VPOR  
-
VSS  
-
V
See section on Power-on Reset for details  
D004*  
VDD rise rate to  
ensure internal  
Power-on Reset  
signal  
SVDD  
0.05  
-
-
V/ms See section on Power-on Reset for details  
D005  
D010  
Brown-out Reset  
Voltage  
BVDD  
IDD  
3.7  
-
4.0  
2.0  
4.3  
3.8  
V
BODEN configuration bit is enabled  
Supply Current  
(Note 2)  
mA XT, RC osc configuration  
FOSC = 4 MHz, VDD = 3.0V (Note 4)  
D010A  
D015  
-
-
22.5 48  
300* 500  
µA LP osc configuration  
FOSC = 32 kHz, VDD = 3.0V, WDT disabled  
Brown-out Reset  
Current (Note 5)  
IBOR  
µA BOR enabled VDD = 5.0V  
D020  
D021  
D021A  
Power-down Current IPD  
(Note 3)  
-
-
-
7.5  
0.9  
0.9  
30  
5
5
µA VDD = 3.0V, WDT enabled, -40°C to +85°C  
µA VDD = 3.0V, WDT disabled, 0°C to +70°C  
µA VDD = 3.0V, WDT disabled, -40°C to +85°C  
D023  
Brown-out Reset  
Current (Note 5)  
IBOR  
-
300* 500  
µA BOR enabled VDD = 5.0V  
*
These parameters are characterized but not tested.  
Data in "Typ" column is at 5V, 25˚C unless otherwise stated. These parameters are for design guidance only  
and are not tested.  
Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.  
2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin  
loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an  
impact on the current consumption.  
The test conditions for all IDD measurements in active operation mode are:  
OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD  
MCLR = VDD; WDT enabled/disabled as specified.  
3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is  
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.  
4: For RC osc configuration, current through Rext is not included. The current through the resistor can be esti-  
mated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.  
5: The current is the additional current consumed when this peripheral is enabled. This current should be  
added to the base IDD or IPD measurement.  
DS30272A-page 114  
1997 Microchip Technology Inc.  
 
 复制成功!