欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16C55A-04/SO 参数 Datasheet PDF下载

PIC16C55A-04/SO图片预览
型号: PIC16C55A-04/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 基于ROM的8位CMOS微控制器系列 [ROM-Based 8-Bit CMOS Microcontroller Series]
分类和应用: 微控制器和处理器外围集成电路光电二极管PC可编程只读存储器时钟
文件页数/大小: 84 页 / 641 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC16C55A-04/SO的Datasheet PDF文件第9页浏览型号PIC16C55A-04/SO的Datasheet PDF文件第10页浏览型号PIC16C55A-04/SO的Datasheet PDF文件第11页浏览型号PIC16C55A-04/SO的Datasheet PDF文件第12页浏览型号PIC16C55A-04/SO的Datasheet PDF文件第14页浏览型号PIC16C55A-04/SO的Datasheet PDF文件第15页浏览型号PIC16C55A-04/SO的Datasheet PDF文件第16页浏览型号PIC16C55A-04/SO的Datasheet PDF文件第17页  
PIC16CR54C
4.0
MEMORY ORGANIZATION
4.2.1
GENERAL PURPOSE REGISTER FILE
PIC16CR54C memory is organized into program
memory and data memory. For devices with more than
512 bytes of program memory, a paging scheme is
used. Program memory pages are accessed using
one or two STATUS register bits. For devices with a
data memory register file of more than 32 registers, a
banking scheme is used. Data memory banks are
accessed using the File Selection Register (FSR).
The register file is accessed either directly or indirectly
through the file select register FSR (Section 4.7).
FIGURE 4-2:
PIC16CR54C REGISTER FILE
MAP
File Address
00h
01h
02h
INDF
(1)
TMR0
PCL
STATUS
FSR
PORTA
PORTB
4.1
Program Memory Organization
The PIC16CR54C has a 9-bit Program Counter (PC)
capable of addressing a 512 x 12 program memory
space (Figure 4-1). Accessing a location above the
physically implemented address will cause a
wraparound.
The reset vector for the PIC16CR54C is at 1FFh. A
NOP at the reset vector location will cause a restart at
location 000h.
03h
04h
05h
06h
07h
FIGURE 4-1:
PIC16CR54C PROGRAM
MEMORY MAP AND STACK
PC<8:0>
9
Stack Level 1
Stack Level 2
000h
Note 1:
0Fh
10h
General
Purpose
Registers
CALL, RETLW
1Fh
Not a physical register. See Section 4.7
User Memory
Space
On-chip
Program
Memory
0FFh
100h
4.2.2
SPECIAL FUNCTION REGISTERS
Reset Vector
1FFh
The Special Function Registers are registers used by
the CPU and peripheral functions to control the
operation of the device (Table 4-1).
The special registers can be classified into two sets.
The special function registers associated with the
“core” functions are described in this section. Those
related to the operation of the peripheral features are
described in the section for each peripheral feature.
4.2
Data Memory Organization
Data memory is composed of registers, or bytes of
RAM. Therefore, data memory for a device is specified
by its register file. The register file is divided into two
functional groups: special function registers and
general purpose registers.
The special function registers include the TMR0
register, the Program Counter (PC), the Status
Register, the I/O registers (ports), and the File Select
Register (FSR). In addition, special purpose registers
are used to control the I/O port configuration and
prescaler options.
The general purpose registers are used for data and
control information under command of the instructions.
For the PIC16CR54C, the register file is composed of
7 special function registers and 25 general purpose
registers (Figure 4-2).
©
1998 Microchip Technology Inc.
Preliminary
DS40191A-page 13