欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F73-I/SPG 参数 Datasheet PDF下载

PIC16F73-I/SPG图片预览
型号: PIC16F73-I/SPG
PDF下载: 下载PDF文件 查看货源
内容描述: [28 Pin, 7KB Std Flash, 192 RAM, 22 I/O, -40C to +85C, 28-SPDIP, TUBE]
分类和应用: 闪存微控制器
文件页数/大小: 174 页 / 3853 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F73-I/SPG的Datasheet PDF文件第72页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第73页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第74页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第75页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第77页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第78页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第79页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第80页  
PIC16F7X  
Steps to follow when setting up an Asynchronous  
Transmission:  
5. Enable the transmission by setting bit TXEN,  
which will also set bit TXIF.  
6. If 9-bit transmission is selected, the ninth bit  
should be loaded in bit TX9D.  
1. Initialize the SPBRG register for the appropriate  
baud rate. If a high speed baud rate is desired,  
set bit BRGH (Section 10.1).  
7. Load data to the TXREG register (starts  
transmission).  
2. Enable the asynchronous serial port by clearing  
bit SYNC and setting bit SPEN.  
8. If using interrupts, ensure that GIE and PEIE in  
the INTCON register are set.  
3. If interrupts are desired, then set enable bit TXIE.  
4. If 9-bit transmission is desired, then set transmit  
bit TX9.  
FIGURE 10-2:  
ASYNCHRONOUS MASTER TRANSMISSION  
Write to TXREG  
Word 1  
BRG Output  
(Shift Clock)  
RC6/TX/CK (pin)  
START Bit  
Bit 0  
Bit 1  
Word 1  
Bit 7/8  
STOP Bit  
TXIF bit  
(Transmit Buffer  
Reg. Empty Flag)  
TRMT bit  
(Transmit Shift  
Word 1  
Transmit Shift Reg  
Reg. Empty Flag)  
FIGURE 10-3:  
ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)  
Write to TXREG  
Word 2  
Word 1  
BRG Output  
(Shift Clock)  
RC6/TX/CK (pin)  
TXIF bit  
(Interrupt Reg. Flag)  
START Bit  
START Bit  
Word 2  
Bit 0  
Bit 1  
Word 1  
Bit 7/8  
Bit 0  
STOP Bit  
TRMT bit  
Word 1  
Transmit Shift Reg.  
Word 2  
Transmit Shift Reg.  
(Transmit Shift  
Reg. Empty Flag)  
Note: This timing diagram shows two consecutive transmissions.  
TABLE 10-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION  
Value on:  
POR,  
BOR  
Value on  
all other  
RESETS  
Address  
Name  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
0Bh, 8Bh, INTCON  
10Bh,18Bh  
GIE  
PEIE TMR0IE INTE  
RBIE TMR0IF  
INTF  
RBIF  
0000 000x 0000 000u  
(1)  
0Ch  
18h  
19h  
8Ch  
98h  
99h  
PIR1  
PSPIF  
SPEN  
ADIF  
RX9  
RCIF  
TXIF  
SSPIF CCP1IF TMR2IF TMR1IF 0000 0000 0000 0000  
RCSTA  
SREN CREN  
FERR  
OERR  
RX9D  
0000 -00x 0000 -00x  
0000 0000 0000 0000  
TXREG USART Transmit Register  
(1)  
PIE1  
PSPIE  
CSRC  
ADIE  
TX9  
RCIE  
TXIE SSPIE CCP1IE TMR2IE TMR1IE 0000 0000 0000 0000  
TXSTA  
TXEN  
SYNC  
BRGH  
TRMT  
TX9D  
0000 -010 0000 -010  
0000 0000 0000 0000  
SPBRG Baud Rate Generator Register  
Legend: x= unknown, -= unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.  
Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76; always maintain these bits clear.  
DS30325B-page 74  
2002 Microchip Technology Inc.  
 复制成功!