欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F872-I/SS 参数 Datasheet PDF下载

PIC16F872-I/SS图片预览
型号: PIC16F872-I/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 28引脚, 8位CMOS闪存微控制器 [28-Pin, 8-Bit CMOS FLASH Microcontroller]
分类和应用: 闪存微控制器
文件页数/大小: 160 页 / 2454 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F872-I/SS的Datasheet PDF文件第135页浏览型号PIC16F872-I/SS的Datasheet PDF文件第136页浏览型号PIC16F872-I/SS的Datasheet PDF文件第137页浏览型号PIC16F872-I/SS的Datasheet PDF文件第138页浏览型号PIC16F872-I/SS的Datasheet PDF文件第140页浏览型号PIC16F872-I/SS的Datasheet PDF文件第141页浏览型号PIC16F872-I/SS的Datasheet PDF文件第142页浏览型号PIC16F872-I/SS的Datasheet PDF文件第143页  
PIC16F872  
TABLE 14-6: SPI MODE REQUIREMENTS  
Sym  
Characteristic  
Min  
Typ†  
Max Units Conditions  
Param  
No.  
70*  
TssL2scH,  
TssL2scL  
SSto SCKor SCKinput  
TCY  
ns  
71*  
72*  
73*  
TscH  
TscL  
SCK input high time (slave mode)  
SCK input low time (slave mode)  
TCY + 20  
TCY + 20  
100  
ns  
ns  
ns  
TdiV2scH,  
TdiV2scL  
Setup time of SDI data input to SCK edge  
74*  
75*  
TscH2diL,  
TscL2diL  
Hold time of SDI data input to SCK edge  
100  
ns  
TdoR  
SDO data output rise time  
Standard(F)  
Extended(LF)  
10  
25  
25  
50  
ns  
ns  
76*  
77*  
78*  
TdoF  
SDO data output fall time  
10  
25  
50  
ns  
ns  
TssH2doZ  
TscR  
SSto SDO output hi-impedance  
10  
SCK output rise time (master mode) Standard(F)  
Extended(LF)  
10  
25  
25  
50  
ns  
ns  
79*  
80*  
TscF  
SCK output fall time (master mode)  
10  
25  
ns  
ns  
TscH2doV,  
TscL2doV  
SDO data output valid after SCK  
edge  
Standard(F)  
Extended(LF)  
50  
145  
81*  
TdoV2scH,  
TdoV2scL  
SDO data output setup to SCK edge  
TCY  
ns  
82*  
83*  
TssL2doV  
SDO data output valid after SSedge  
SS after SCK edge  
50  
ns  
ns  
TscH2ssH,  
TscL2ssH  
1.5TCY + 40  
*
These parameters are characterized but not tested.  
Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not  
tested.  
FIGURE 14-14: I2C BUS START/STOP BITS TIMING  
SCL  
93  
91  
90  
92  
SDA  
STOP  
Condition  
START  
Condition  
Note: Refer to Figure 14-3 for load conditions.  
TABLE 14-7: I2C BUS START/STOP BITS REQUIREMENTS  
Parameter  
No.  
Sym  
Characteristic  
Min Typ Max Units  
Conditions  
90  
91  
92  
93  
TSU:STA START condition  
Setup time  
100 kHz mode  
400 kHz mode  
100 kHz mode  
400 kHz mode  
100 kHz mode  
400 kHz mode  
100 kHz mode  
400 kHz mode  
4700  
600  
Only relevant for repeated START  
condition  
ns  
ns  
ns  
ns  
THD:STA START condition  
Hold time  
4000  
600  
After this period the first clock  
pulse is generated  
TSU:STO STOP condition  
Setup time  
4700  
600  
THD:STO STOP condition  
Hold time  
4000  
600  
1999 Microchip Technology Inc.  
Preliminary  
DS30221A-page 139  
 复制成功!