欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16LF1947-E/MR 参数 Datasheet PDF下载

PIC16LF1947-E/MR图片预览
型号: PIC16LF1947-E/MR
PDF下载: 下载PDF文件 查看货源
内容描述: [64-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt XLP Technology]
分类和应用: 微控制器
文件页数/大小: 440 页 / 4740 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第256页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第257页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第258页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第259页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第261页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第262页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第263页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第264页  
PIC16F/LF1946/47  
23.5.3.3  
7-bit Transmission with Address  
Hold Enabled  
Setting the AHEN bit of the SSPxCON3 register  
enables additional clock stretching and interrupt gen-  
eration after the 8th falling edge of a received match-  
ing address. Once a matching address has been  
clocked in, CKP is cleared and the SSPxIF interrupt is  
set.  
Figure 23-18 displays a standard waveform of a 7-bit  
Address Slave Transmission with AHEN enabled.  
1. Bus starts Idle.  
2. Master sends Start condition; the S bit of  
SSPxSTAT is set; SSPxIF is set if interrupt on  
Start detect is enabled.  
3. Master sends matching address with R/W bit  
set. After the 8th falling edge of the SCLx line the  
CKP bit is cleared and SSPxIF interrupt is  
generated.  
4. Slave software clears SSPxIF.  
5. Slave software reads ACKTIM bit of SSPxCON3  
register, and R/W and D/A of the SSPxSTAT  
register to determine the source of the interrupt.  
6. Slave reads the address value from the  
SSPxBUF register clearing the BF bit.  
7. Slave software decides from this information if it  
wishes to ACK or not ACK and sets ACKDT bit  
of the SSPxCON2 register accordingly.  
8. Slave sets the CKP bit releasing SCLx.  
9. Master clocks in the ACK value from the slave.  
10. Slave hardware automatically clears the CKP bit  
and sets SSPxIF after the ACK if the R/W bit is  
set.  
11. Slave software clears SSPxIF.  
12. Slave loads value to transmit to the master into  
SSPxBUF setting the BF bit.  
Note: SSPxBUF cannot be loaded until after the  
ACK.  
13. Slave sets CKP bit releasing the clock.  
14. Master clocks out the data from the slave and  
sends an ACK value on the 9th SCLx pulse.  
15. Slave hardware copies the ACK value into the  
ACKSTAT bit of the SSPxCON2 register.  
16. Steps 10-15 are repeated for each byte transmit-  
ted to the master from the slave.  
17. If the master sends a not ACK the slave  
releases the bus allowing the master to send a  
Stop and end the communication.  
Note: Master must send a not ACK on the last byte  
to ensure that the slave releases the SCLx  
line to receive a Stop.  
DS41414A-page 258  
Preliminary  
2010 Microchip Technology Inc.  
 复制成功!