欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16C62B-04/SO 参数 Datasheet PDF下载

PIC16C62B-04/SO图片预览
型号: PIC16C62B-04/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28引脚8位CMOS微控制器 [28-Pin 8-Bit CMOS Microcontrollers]
分类和应用: 微控制器外围集成电路光电二极管PC可编程只读存储器时钟
文件页数/大小: 120 页 / 1994 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16C62B-04/SO的Datasheet PDF文件第67页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第68页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第69页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第70页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第72页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第73页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第74页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第75页  
PIC16C62B/72A  
COMF  
Complement f  
[ label ] COMF f,d  
0 f 127  
GOTO  
Unconditional Branch  
[ label ] GOTO k  
0 k 2047  
Syntax:  
Operands:  
Syntax:  
Operands:  
Operation:  
d
[0,1]  
k PC<10:0>  
Operation:  
(f) (destination)  
PCLATH<4:3> PC<12:11>  
Status Affected:  
Description:  
Z
Status Affected: None  
The contents of register ’f’ are comple-  
mented. If ’d’ is 0, the result is stored  
in W. If ’d’ is 1, the result is stored  
back in register ’f’.  
GOTOis an unconditional branch. The  
Description:  
eleven bit immediate value is loaded  
into PC bits <10:0>. The upper bits of  
PC are loaded from PCLATH<4:3>.  
GOTOis a two cycle instruction.  
DECF  
Decrement f  
[label] DECF f,d  
0 f 127  
INCF  
Increment f  
Syntax:  
Operands:  
Syntax:  
Operands:  
[ label ] INCF f,d  
0 f 127  
d
[0,1]  
d
[0,1]  
Operation:  
(f) - 1 (destination)  
Operation:  
(f) + 1 (destination)  
Status Affected:  
Description:  
Z
Status Affected:  
Description:  
Z
Decrement register ’f’. If ’d’ is 0, the  
result is stored in the W register. If ’d’  
is 1, the result is stored back in regis-  
ter ’f’.  
The contents of register ’f’ are incre-  
mented. If ’d’ is 0, the result is placed  
in the W register. If ’d’ is 1, the result is  
placed back in register ’f’.  
DECFSZ  
Syntax:  
Decrement f, Skip if 0  
[ label ] DECFSZ f,d  
0 f 127  
INCFSZ  
Syntax:  
Increment f, Skip if 0  
[ label ] INCFSZ f,d  
0 f 127  
Operands:  
Operands:  
d
[0,1]  
d
[0,1]  
Operation:  
(f) - 1 (destination);  
Operation:  
(f) + 1 (destination),  
skip if result = 0  
skip if result = 0  
Status Affected: None  
Status Affected: None  
The contents of register ’f’ are decre-  
The contents of register ’f’ are incre-  
Description:  
Description:  
mented. If ’d’ is 0, the result is placed in  
the W register. If ’d’ is 1, the result is  
placed back in register ’f’.  
mented. If ’d’ is 0, the result is placed  
in the W register. If ’d’ is 1, the result is  
placed back in register ’f’.  
If the result is 1, the next instruction, is  
executed. If the result is 0, then a NOPis  
executed instead making it a 2TCY  
instruction.  
If the result is 1, the next instruction is  
executed. If the result is 0, a NOPis  
executed instead making it a 2TCY  
instruction.  
1999 Microchip Technology Inc.  
Preliminary  
DS35008B-page 71  
 复制成功!