欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC12F635-I/SN 参数 Datasheet PDF下载

PIC12F635-I/SN图片预览
型号: PIC12F635-I/SN
PDF下载: 下载PDF文件 查看货源
内容描述: 8月14日引脚,基于闪存的8位CMOS微控制器采用纳瓦技术 [8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 234 页 / 3856 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC12F635-I/SN的Datasheet PDF文件第86页浏览型号PIC12F635-I/SN的Datasheet PDF文件第87页浏览型号PIC12F635-I/SN的Datasheet PDF文件第88页浏览型号PIC12F635-I/SN的Datasheet PDF文件第89页浏览型号PIC12F635-I/SN的Datasheet PDF文件第91页浏览型号PIC12F635-I/SN的Datasheet PDF文件第92页浏览型号PIC12F635-I/SN的Datasheet PDF文件第93页浏览型号PIC12F635-I/SN的Datasheet PDF文件第94页  
PIC12F635/PIC16F636/639  
8.1  
PLVD Operation  
8.4  
Stable Reference Indication  
To setup the PLVD for operation, the following steps  
must be taken:  
When the PLVD module is enabled, the reference volt-  
age must be allowed to stabilize before the PLVD will  
provide a valid result. Refer to Electrical Section,  
PLVD Characteristics for the stabilization time.  
• Enable the module by setting the LVDEN bit of the  
LVDCON register.  
When the HFINTOSC is running, the IRVST bit of the  
LVDCON register indicates the stability of the voltage  
reference. The voltage reference is stable when the  
IRVST bit is set.  
• Configure the trip point by setting the LVDL<2:0>  
bits of the LVDCON register.  
• Wait for the reference voltage to become stable.  
Refer to Section 8.4 “Stable Reference  
Indication”.  
8.5  
Operation During Sleep  
• Clear the LVDIF bit of the PIRx register.  
To wake from Sleep, set the LVDIE bit of the PIEx  
register and the PEIE bit of the INTCON register. When  
the LVDIE and PEIE bits are set, the device will wake  
from Sleep and execute the next instruction. If the GIE  
bit is also set, the program will call the Interrupt Service  
Routine upon completion of the first instruction after  
waking from Sleep.  
The LVDIF bit will be set when VDD falls below the  
PLVD trip point. The LVDIF bit remains set until cleared  
by software. Refer to Figure 8-2.  
8.2  
Programmable Trip Point  
The PLVD trip point is selectable from one of eight  
voltage levels. The LVDL bits of the LVDCON register  
select the trip point. Refer to Register 8-1 for the  
available PLVD trip points.  
8.3  
Interrupt on Falling VDD  
When VDD falls below the PLVD trip point, the falling  
edge detector will set the LVDIF bit. See Figure 8-2. An  
interrupt will be generated if the following bits are also  
set:  
• GIE and PEIE bits of the INTCON register  
• LVDIE bit of the PIEx register  
The LVDIF bit must be cleared by software. An interrupt  
can be generated from a simulated PLVD event when  
the LVDIF bit is set by software.  
DS41232D-page 88  
© 2007 Microchip Technology Inc.  
 复制成功!