欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC12F635-I/SN 参数 Datasheet PDF下载

PIC12F635-I/SN图片预览
型号: PIC12F635-I/SN
PDF下载: 下载PDF文件 查看货源
内容描述: 8月14日引脚,基于闪存的8位CMOS微控制器采用纳瓦技术 [8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 234 页 / 3856 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC12F635-I/SN的Datasheet PDF文件第70页浏览型号PIC12F635-I/SN的Datasheet PDF文件第71页浏览型号PIC12F635-I/SN的Datasheet PDF文件第72页浏览型号PIC12F635-I/SN的Datasheet PDF文件第73页浏览型号PIC12F635-I/SN的Datasheet PDF文件第75页浏览型号PIC12F635-I/SN的Datasheet PDF文件第76页浏览型号PIC12F635-I/SN的Datasheet PDF文件第77页浏览型号PIC12F635-I/SN的Datasheet PDF文件第78页  
PIC12F635/PIC16F636/639  
FIGURE 7-3:  
COMPARATOR C1 OUTPUT BLOCK DIAGRAM (PIC16F636/639)  
C1INV  
To C1OUT pin  
To Data Bus  
C1  
D
Q
Q
Q1  
EN  
RD CMCON0  
Set C1IF bit  
D
Q3*RD CMCON0  
EN  
CL  
Reset  
Note 1: Q1 and Q3 are phases of the four-phase system clock (FOSC).  
2: Q1 is held high during Sleep mode.  
FIGURE 7-4:  
COMPARATOR C2 OUTPUT BLOCK DIAGRAM (PIC16F636/639)  
C2SYNC  
To Timer1 Gate  
C2INV  
0
1
C2  
To C2OUT pin  
D
Q
Timer1  
clock source  
(1)  
To Data Bus  
Set C2IF bit  
D
Q
Q
Q1  
EN  
RD CMCON0  
D
Q3*RD CMCON0  
EN  
CL  
Reset  
Note 1: Comparator output is latched on falling edge of Timer1 clock source.  
2: Q1 and Q3 are phases of the four-phase system clock (FOSC).  
3: Q1 is held high during Sleep mode.  
DS41232D-page 72  
© 2007 Microchip Technology Inc.  
 复制成功!