欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC12F675-I/SNG 参数 Datasheet PDF下载

PIC12F675-I/SNG图片预览
型号: PIC12F675-I/SNG
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 闪存微控制器
文件页数/大小: 136 页 / 1422 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC12F675-I/SNG的Datasheet PDF文件第40页浏览型号PIC12F675-I/SNG的Datasheet PDF文件第41页浏览型号PIC12F675-I/SNG的Datasheet PDF文件第42页浏览型号PIC12F675-I/SNG的Datasheet PDF文件第43页浏览型号PIC12F675-I/SNG的Datasheet PDF文件第45页浏览型号PIC12F675-I/SNG的Datasheet PDF文件第46页浏览型号PIC12F675-I/SNG的Datasheet PDF文件第47页浏览型号PIC12F675-I/SNG的Datasheet PDF文件第48页  
PIC12F629/675  
TABLE 7-1:  
TAD vs. DEVICE OPERATING FREQUENCIES  
Device Frequency  
A/D Clock Source (TAD)  
Operation  
2 TOSC  
ADCS2:ADCS0  
20 MHz  
100 ns(2)  
200 ns(2)  
400 ns(2)  
800 ns(2)  
1.6 s  
5 MHz  
4 MHz  
500 ns(2)  
1.0 s(2)  
2.0 s  
1.25 MHz  
1.6 s  
3.2 s  
000  
100  
001  
101  
010  
110  
x11  
400 ns(2)  
800 ns(2)  
1.6 s  
4 TOSC  
8 TOSC  
6.4 s  
16 TOSC  
32 TOSC  
64 TOSC  
A/D RC  
3.2 s  
6.4 s  
12.8 s(3)  
2 - 6 s(1,4)  
4.0 s  
12.8 s(3)  
25.6 s(3)  
51.2 s(3)  
2 - 6 s(1,4)  
8.0 s(3)  
16.0 s(3)  
2 - 6 s(1,4)  
3.2 s  
2 - 6 s(1,4)  
Legend:Shaded cells are outside of recommended range.  
Note 1: The A/D RC source has a typical TAD time of 4 s for VDD > 3.0V.  
2: These values violate the minimum required TAD time.  
3: For faster conversion times, the selection of another clock source is recommended.  
4: When the device frequency is greater than 1 MHz, the A/D RC clock source is only recommended if the  
conversion will be performed during Sleep.  
previous conversion. After an aborted conversion, a  
2 TAD delay is required before another acquisition can  
be initiated. Following the delay, an input acquisition is  
automatically started on the selected channel.  
7.1.5  
STARTING A CONVERSION  
The A/D conversion is initiated by setting the  
GO/DONE bit (ADCON0<1>). When the conversion is  
complete, the A/D module:  
Note: The GO/DONE bit should not be set in the  
• Clears the GO/DONE bit  
same instruction that turns on the A/D.  
• Sets the ADIF flag (PIR1<6>)  
• Generates an interrupt (if enabled)  
7.1.6  
CONVERSION OUTPUT  
If the conversion must be aborted, the GO/DONE bit  
can be cleared in software. The ADRESH:ADRESL  
registers will not be updated with the partially complete  
The A/D conversion can be supplied in two formats: left  
or right shifted. The ADFM bit (ADCON0<7>) controls  
the output format. Figure 7-2 shows the output formats.  
A/D  
conversion  
sample.  
Instead,  
the  
ADRESH:ADRESL registers will retain the value of the  
FIGURE 7-2:  
10-BIT A/D RESULT FORMAT  
ADRESH  
ADRESL  
LSB  
(ADFM = 0)  
MSB  
Bit 7  
Bit 0  
Bit 7  
Bit 0  
10-bit A/D Result  
Unimplemented: Read as ‘0’  
(ADFM = 1)  
MSB  
LSB  
Bit 0  
Bit 7  
Bit 0  
Bit 7  
Unimplemented: Read as ‘0’  
10-bit A/D Result  
DS41190G-page 44  
2010 Microchip Technology Inc.