欢迎访问ic37.com |
会员登录 免费注册
发布采购

MCP4822-E/SN 参数 Datasheet PDF下载

MCP4822-E/SN图片预览
型号: MCP4822-E/SN
PDF下载: 下载PDF文件 查看货源
内容描述: 8月10日/ 12-位双电压输出数位类比转换器采用内部VREF和SPI接口 [8/10/12-Bit Dual Voltage Output Digital-to-Analog Converter with Internal VREF and SPI Interface]
分类和应用: 转换器数模转换器光电二极管PC
文件页数/大小: 46 页 / 1195 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号MCP4822-E/SN的Datasheet PDF文件第2页浏览型号MCP4822-E/SN的Datasheet PDF文件第3页浏览型号MCP4822-E/SN的Datasheet PDF文件第4页浏览型号MCP4822-E/SN的Datasheet PDF文件第5页浏览型号MCP4822-E/SN的Datasheet PDF文件第7页浏览型号MCP4822-E/SN的Datasheet PDF文件第8页浏览型号MCP4822-E/SN的Datasheet PDF文件第9页浏览型号MCP4822-E/SN的Datasheet PDF文件第10页  
MCP4802/4812/4822
ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE (CONTINUED)
Electrical Specifications:
Unless otherwise indicated, V
DD
= 5V, V
SS
= 0V, V
REF
= 2.048V, Output Buffer Gain (G) = 2x,
R
L
= 5 k to GND, C
L
= 100 pF. Typical values are at +125°C by characterization or simulation.
Parameters
Output Amplifier
Output Swing
Sym
V
OUT
Min
Typ
0.01 to
V
DD
– 0.04
Max
Units
V
Conditions
Accuracy is better than 1 LSb
for
V
OUT
= 10 mV to (V
DD
40 mV)
Phase Margin
Slew Rate
Short Circuit Current
Settling Time
PM
SR
I
SC
t
SETTLING
66
0.55
17
4.5
Degree (°) C
L
= 400 pF, R
L
=
V/µs
mA
µs
Within 1/2 LSb of final value
from 1/4 to 3/4 full-scale range
Dynamic Performance (Note 2)
DAC-to-DAC Crosstalk
Major Code Transition
Glitch
Digital Feedthrough
Analog Crosstalk
Note 1:
2:
<10
45
nV-s
nV-s
1 LSb change around major
carry (0111...1111 to
1000...0000)
<10
<10
nV-s
nV-s
Guaranteed monotonic by design over all codes.
This parameter is ensured by design, and not 100% tested.
AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)
Electrical Specifications:
Unless otherwise indicated, V
DD
= 2.7V – 5.5V, T
A
= -40 to +125°C.
Typical values are at +25°C.
Parameters
Schmitt Trigger High-Level
Input Voltage
(All digital input pins)
Schmitt Trigger Low-Level
Input Voltage
(All digital input pins)
Hysteresis of Schmitt Trigger
Inputs
Input Leakage Current
Digital Pin Capacitance
(All inputs/outputs)
Clock Frequency
Clock High Time
Clock Low Time
CS Fall to First Rising CLK
Edge
Data Input Setup Time
Data Input Hold Time
SCK Rise to CS Rise Hold
Time
Note 1:
Sym
V
IH
Min
0.7 V
DD
Typ
Max
Units
V
Conditions
V
IL
0.2 V
DD
V
V
HYS
I
LEAKAGE
C
IN
,
C
OUT
F
CLK
t
HI
t
LO
t
CSSR
t
SU
t
HD
t
CHS
-1
15
15
40
15
10
15
0.05 V
DD
10
1
20
V
A
pF
MHz
ns
ns
ns
ns
ns
ns
LDAC = CS = SDI = SCK =
V
DD
or V
SS
V
DD
= 5.0V, T
A
= +25°C,
f
CLK
= 1 MHz
T
A
= +25°C
Applies only when CS falls with
CLK high.
This parameter is ensured by design and not 100% tested.
DS22249A-page 6
2010 Microchip Technology Inc.