MCP3004/3008
t
t
CYC
CYC
t
CSH
CS
t
SUCS
CLK
Start
D2 D1
Don’t Care
Start
D0
D2
D
D
IN
SGL/
DIFF
SGL/
DIFF
HI-Z
HI-Z
Null
Bit
B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 *
OUT
t
CONV
t
t
**
SAMPLE
DATA
* After completing the data transfer, if further clocks are applied with CS low, the A/D converter will output LSB
first data, then followed with zeros indefinitely. See Figure 5-2 below.
** tDATA: during this time, the bias current and the comparator powers down while the reference input becomes
a high impedance node.
FIGURE 5-1: Communication with the MCP3004 or MCP3008.
t
CYC
t
CS
CSH
t
SUCS
Power Down
CLK
Start
D
Don’t Care
D2 D1 D0
IN
SGL/
DIFF
HI-Z
Null
Bit
HI-Z
*
B8 B7 B6 B5 B4 B3 B2 B1 B0 B1 B2 B3 B4 B5 B6 B7 B8 B9
B9
D
OUT
(MSB)
t
**
t
DATA
CONV
t
SAMPLE
* After completing the data transfer, if further clocks are applied with CS low, the A/D converter will output zeros
indefinitely.
** tDATA: During this time, the bias circuit and the comparator powers down while the reference input becomes
a high impedance node, leaving the CLK running to clock out LSB first data or zeroes.
FIGURE 5-2: Communication with MCP3004 or MCP3008 in LSB First Format.
DS21295C-page 16
© 2007 Microchip Technology Inc.