dsPIC33F/PIC24H PROGRAMMING SPECIFICATION
FIGURE 5-1:
HIGH-LEVEL ICSP™
PROGRAMMING FLOW
5.0
DEVICE PROGRAMMING –
ICSP
ICSP mode is a special programming protocol that
allows you to read and write to dsPIC33F/PIC24H
device family memory. The ICSP mode is the most
direct method used to program the device; note, how-
ever, that Enhanced ICSP is faster. ICSP mode also
has the ability to read the contents of executive mem-
ory to determine if the programming executive is
present. This capability is accomplished by applying
control codes and instructions serially to the device
using pins PGC and PGD.
Start
Enter ICSP™
Perform Bulk
Erase
Program Memory
Verify Program
In ICSP mode, the system clock is taken from the PGC
pin, regardless of the device’s oscillator Configuration
bits. All instructions are shifted serially into an internal
buffer, then loaded into the instruction register and
executed. No program fetching occurs from internal
memory. Instructions are fed in 24 bits at a time. PGD
is used to shift data in, and PGC is used as both the
serial shift clock and the CPU execution clock.
Program Configuration Bits
Verify Configuration Bits
Note:
During ICSP operation, the operating
frequency of PGC must not exceed
5 MHz.
Exit ICSP
Done
5.1
Overview of the Programming
Process
Figure 5-1 shows the high-level overview of the
programming process. After entering ICSP mode, the
first action is to Bulk Erase the device. Next, the code
memory is programmed, followed by the device Con-
figuration registers. Code memory (including the
Configuration registers) is then verified to ensure that
programming was successful. Then, program the
code-protect Configuration bits, if required.
5.2
ICSP Operation
Upon entry into ICSP mode, the CPU is Idle. Execution
of the CPU is governed by an internal state machine. A
4-bit control code is clocked in using PGC and PGD and
this control code is used to command the CPU (see
Table 5-1).
The SIX control code is used to send instructions to the
CPU for execution and the REGOUT control code is
used to read data out of the device via the VISI register.
TABLE 5-1:
CPU CONTROL CODES IN
ICSP™ MODE
4-Bit
Control Code
Mnemonic
Description
0000b
SIX
Shift in 24-bit instruction
and execute.
0001b
REGOUT Shift out the VISI
register.
0010b-1111b N/A
Reserved.
© 2007 Microchip Technology Inc.
Preliminary
DS70152D-page 55
MICROCHIP [ MICROCHIP ]
