ML4826
FUNCTIONAL DESCRIPTION (Continued)
V
REF
3) The output of the voltage error amplifier, VEAO. The
gain modulator responds linearly to variations in this
voltage.
PFC
OUTPUT
The output of the gain modulator is a current signal, in the
form of a full wave rectified sinusoid at twice the line
frequency. This current is applied to the virtual-ground
(negative) input of the current error amplifier. In this way
the gain modulator forms the reference for the current
error loop, and ultimately controls the instantaneous
current draw of the PFC from the power line. The general
form for the output of the gain modulator is:
20
11
1
AGND
IEAO
VEAO
VEA
V
FB
IEA
19
-
-
+
-
2.5V
AC
+
+
I
2
4
3
GAIN
MODULATOR
I
AC
× VEAO
V
RMS
I
×1V
GAINMOD
2
V
RMS
I
SENSE
More exactly, the output current of the gain modulator is
given by:
I
K × VEAO –1.5V ×I
AC
(1)
(
)
Figure 2. Compensation Network Connections for the
Voltage and Current Error Amplifiers
GAINMOD
-1
where K is in units of V .
Note that the output current of the gain modulator is
limited to 200µA.
Current Error Amplifier
the dominant factor in overall current loop response.
Therefore, this contouring is significantly less marked than
that of the voltage error amplifier. This is illustrated in the
Typical Performance Characteristics.
The current error amplifier’s output controls the PFC duty
cycle to keep the current through the boost inductor a
linear function of the line voltage. At the inverting input to
the current error amplifier, the output current of the gain
modulator is summed with a current which results from a
Cycle-By-Cycle Current Limiter
negative voltage being impressed upon the I
pin
SENSE
The I
pin, as well as being a part of the current
(current into I
V
/3.5kΩ). The negative voltage
SENSE
SENSE
SENSE
feedback loop, is a direct input to the cycle-by-cycle
current limiter for the PFC section. Should the input
voltage at this pin ever be more negative than -1V, the
output of the PFC will be disabled until the protection
flip-flop is reset by the clock pulse at the start of the next
PFC power cycle.
on I
represents the sum of all currents flowing in the
SENSE
PFC circuit, and is typically derived from a current sense
resistor in series with the negative terminal of the input
bridge rectifier. In higher power applications, two current
transformers are sometimes used, one to monitor the I of
the boost MOSFET(s) and one to monitor the I of the
D
F
boost diode. As stated above, the inverting input of the
current error amplifier is a virtual ground. Given this fact,
and the arrangement of the duty cycle modulator polarities
internal to the PFC, an increase in positive current from
the gain modulator will cause the output stage to increase
Overvoltage Protection
The OVP comparator serves to protect the power circuit
from being subjected to excessive voltages if the load
should suddenly change. A resistor divider from the high
its duty cycle until the voltage on I
is adequately
SENSE
voltage DC output of the PFC is fed to V . When the
negative to cancel this increased current. Similarly, if the
gain modulator’s output decreases, the output duty cycle
will decrease, to achieve a less negative voltage on the
FB
voltage on V exceeds 2.7V, the PFC output driver is shut
FB
down. The PWM section will continue to operate. The
OVP comparator has 125mV of hysteresis, and the PFC
I
pin.
SENSE
will not restart until the voltage at V drops below 2.58V.
FB
The V should be set at a level where the active and
There is a modest degree of gain contouring applied to the
transfer characteristic of the current error amplifier, to
increase its speed of response to current-loop
FB
passive external power components and the ML4826 are
within their safe operating voltages, but not so low as to
interfere with the boost voltage regulation loop.
perturbations. However, the boost inductor will usually be
8
MICRO-LINEAR [ MICRO LINEAR CORPORATION ]
