欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDI88130CS45NB 参数 Datasheet PDF下载

EDI88130CS45NB图片预览
型号: EDI88130CS45NB
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 128KX8, 45ns, CMOS, CDSO32, SOJ-32]
分类和应用: 静态存储器内存集成电路
文件页数/大小: 10 页 / 1050 K
品牌: MERCURY [ MERCURY UNITED ELECTRONICS INC ]
 浏览型号EDI88130CS45NB的Datasheet PDF文件第1页浏览型号EDI88130CS45NB的Datasheet PDF文件第2页浏览型号EDI88130CS45NB的Datasheet PDF文件第4页浏览型号EDI88130CS45NB的Datasheet PDF文件第5页浏览型号EDI88130CS45NB的Datasheet PDF文件第6页浏览型号EDI88130CS45NB的Datasheet PDF文件第7页浏览型号EDI88130CS45NB的Datasheet PDF文件第8页浏览型号EDI88130CS45NB的Datasheet PDF文件第9页  
EDI88130CS  
AC CHARACTERISTICS – READ CYCLE (15 to 20ns)  
VCC = 5.0V, Vss = 0V, -55°C TA +125°C  
Symbol  
JEDEC  
tAVAV  
tAVQV  
tE1LQV  
tE2HQV  
tE1LQX  
tE2HQX  
tE1HQZ  
tE2LQZ  
15ns*  
17ns  
20ns  
Parameter  
Units  
Alt.  
tRC  
Min  
Max  
Min  
Max  
Min  
Max  
Read Cycle Time  
15  
17  
20  
ns  
ns  
Address Access Time  
tAA  
15  
17  
20  
tACS  
tACS  
tCLZ  
tCLZ  
tCHZ  
tCHZ  
tOH  
tOE  
tOLZ  
tOHZ  
15  
15  
17  
17  
20  
20  
ns  
ns  
Chip Enable Access Time  
5
5
5
5
5
5
ns  
ns  
Chip Enable to Output in Low Z (1)  
Chip Disable to Output in Low Z (1)  
6
6
7
7
8
8
ns  
ns  
Output Hold from Address Change  
Output Enable to Output Valid  
tAVQX  
tGLQV  
tGLQX  
tGHQZ  
3
0
3
0
3
0
ns  
ns  
ns  
ns  
6
5
6
6
7
8
Output Enable to Output in Low Z (1)  
Output Disable to Output in High Z(1)  
tE1LICCH  
tE2HICCH  
tE1HICCL  
tE2LICCL  
tPU  
tPU  
0
0
0
0
0
0
ns  
ns  
Chip Enable to Power Up (1)  
tPD  
tPD  
15  
15  
17  
17  
20  
20  
ns  
ns  
Chip Enable to Power Down (1)  
1. This parameter is guaranteed by design but not tested.  
* 15ns access time is advanced information, contact factory for availability.  
AC CHARACTERISTICS – READ CYCLE (25 to 55ns)  
VCC = 5.0V, Vss = 0V, -55°C TA +125°C  
Symbol  
25ns  
35ns  
45ns  
55ns  
Parameter  
Units  
JEDEC  
tAVAV  
tAVQV  
tE1LQV  
tE2HQV  
tE1LQX  
tE2HQX  
tE1HQZ  
tE2LQZ  
Alt.  
tRC  
Min  
Max  
Min  
Max  
Min  
Max  
Min  
Max  
Read Cycle Time  
25  
35  
45  
55  
ns  
ns  
ns  
ns  
Address Access Time  
Chip Enable Access Time  
Chip Enable Access Time  
tAA  
25  
25  
25  
35  
35  
35  
45  
45  
45  
55  
55  
55  
tACS  
tACS  
tCLZ  
tCLZ  
tCHZ  
tCHZ  
tOH  
tOE  
tOLZ  
tOHZ  
5
5
5
5
5
5
5
5
ns  
ns  
Chip Enable to Output in Low Z (1)  
Chip Disable to Output in Low Z (1)  
10  
10  
15  
15  
20  
20  
20  
20  
ns  
ns  
Output Hold from Address Change  
Output Enable to Output Valid  
tAVQX  
tGLQV  
tGLQX  
tGHQZ  
0
0
0
0
0
0
0
0
ns  
ns  
ns  
ns  
10  
10  
15  
15  
20  
20  
25  
20  
Output Enable to Output in Low Z (1)  
Output Disable to Output in High Z(1)  
tE1LICCH  
tE2HICCH  
tE1HICCL  
tE2LICCL  
tPU  
tPU  
0
0
0
0
0
0
0
0
ns  
ns  
Chip Enable to Power Up (1)  
tPD  
tPD  
25  
25  
35  
35  
45  
45  
55  
55  
ns  
ns  
Chip Enable to Power Down (1)  
1. This parameter is guaranteed by design but not tested.  
3
4248.15E-0816-ss-EDI88130CS  
Mercury Corp. - Memory and Storage Solutions • (602) 437-1520 • www.mrcy.com