欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX29LV040CTC-70G 参数 Datasheet PDF下载

MX29LV040CTC-70G图片预览
型号: MX29LV040CTC-70G
PDF下载: 下载PDF文件 查看货源
内容描述: 4M- BIT [ 512K ×8 ] CMOS单电压3V只相当于行业FLASH MEMORY [4M-BIT [512K x 8] CMOS SINGLE VOLTAGE 3V ONLY EQUAL SECTOR FLASH MEMORY]
分类和应用: 闪存存储内存集成电路光电二极管
文件页数/大小: 52 页 / 485 K
品牌: Macronix [ MACRONIX INTERNATIONAL ]
 浏览型号MX29LV040CTC-70G的Datasheet PDF文件第15页浏览型号MX29LV040CTC-70G的Datasheet PDF文件第16页浏览型号MX29LV040CTC-70G的Datasheet PDF文件第17页浏览型号MX29LV040CTC-70G的Datasheet PDF文件第18页浏览型号MX29LV040CTC-70G的Datasheet PDF文件第20页浏览型号MX29LV040CTC-70G的Datasheet PDF文件第21页浏览型号MX29LV040CTC-70G的Datasheet PDF文件第22页浏览型号MX29LV040CTC-70G的Datasheet PDF文件第23页  
MX29LV040C  
AC CHARACTERISTICS  
TA = -40oC to 85oC, VCC = 2.7V~3.6V  
Table 9. READ OPERATIONS  
29LV040C-55R 29LV040C-70  
29LV040C-90  
SYMBOL PARAMETER  
MIN.  
MAX. MIN.  
MAX.  
MIN. MAX. UNIT CONDITIONS  
tRC  
tACC  
tCE  
Read Cycle Time (Note 1)  
Address to Output Delay  
CE# to Output Delay  
55  
70  
90  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
55  
55  
30  
70  
70  
30  
25  
90  
90  
35  
30  
CE#=OE#=VIL  
OE#=VIL  
tOE  
OE# to Output Delay  
CE#=VIL  
tDF  
OE# High to Output Float (Note1)  
Output Enable Read  
0
25  
0
0
CE#=VIL  
tOEH  
0
0
0
Hold Time  
Toggle and  
10  
10  
10  
Data# Polling  
tOH  
Address to Output hold  
0
0
0
ns  
CE#=OE#=VIL  
NOTE:  
1. Not 100% tested.  
2. tDF is defined as the time at which the output achieves  
the open circuit condition and data is no longer driven.  
TEST CONDITIONS:  
Input pulse levels: 0V/3.0V.  
Input rise and fall times is equal to or less than 5ns.  
Outputload:1TTLgate+100pF(Includingscopeand  
jig), for 29LV040C-90. 1 TTL gate + 30pF (Including  
scope and jig) for 29LV040C-70.  
Reference levels for measuring timing: 1.5V.  
P/N:PM1149  
REV. 1.3, APR. 24, 2006  
19  
 复制成功!