欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX25L1635DMI-12G 参数 Datasheet PDF下载

MX25L1635DMI-12G图片预览
型号: MX25L1635DMI-12G
PDF下载: 下载PDF文件 查看货源
内容描述: 16M - BIT [ ×1 / ×2 / ×4 ] CMOS串行闪存 [16M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 50 页 / 728 K
品牌: Macronix [ MACRONIX INTERNATIONAL ]
 浏览型号MX25L1635DMI-12G的Datasheet PDF文件第3页浏览型号MX25L1635DMI-12G的Datasheet PDF文件第4页浏览型号MX25L1635DMI-12G的Datasheet PDF文件第5页浏览型号MX25L1635DMI-12G的Datasheet PDF文件第6页浏览型号MX25L1635DMI-12G的Datasheet PDF文件第8页浏览型号MX25L1635DMI-12G的Datasheet PDF文件第9页浏览型号MX25L1635DMI-12G的Datasheet PDF文件第10页浏览型号MX25L1635DMI-12G的Datasheet PDF文件第11页  
MX25L1635D  
GENERAL DESCRIPTION  
The MX25L1635D are 16,777,216 bit serial Flash memory, which is configured as 2,097,152 x 8 internally. When it is in  
two or four I/O read mode, the structure becomes 8,388,608 bits x 2 or 4,194,304 bits x 4. The MX25L1635D feature a  
serialperipheralinterfaceandsoftwareprotocolallowingoperationonasimple3-wirebus.Thethreebussignalsareaclock  
input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.  
When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and  
data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2  
pin and SIO3 pin for address/dummy bits input and data output.  
TheMX25L1635Dprovidessequentialreadoperationonwholechip.  
After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the specified  
pageorsector/blocklocationswillbeexecuted. Programcommandisexecutedonbytebasis, orpage(256bytes)basis,  
orwordbasisforContinuouslyprogrammode,anderasecommandisexecutesonsector(4K-byte),orblock(64K-byte),  
or whole chip basis.  
To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read  
command can be issued to detect completion status of a program or erase operation via WIP bit.  
Advancedsecurityfeaturesenhancetheprotectionandsecurityfunctions, pleaseseesecurityfeaturessectionformore  
details.  
When the device is not in operation and CS# is high, it is put in standby mode and draws less than 20uA(typical:1uA) DC  
current.  
The MX25L1635D utilizes MXIC's proprietary memory cell, which reliably stores memory contents even after 100,000  
program and erase cycles.  
Table 1. Additional Feature Comparison  
Read  
Performance  
Additional  
Protection and Security  
Flexible  
Identifier  
REMS2  
Featu-  
res  
4 I/O  
Read  
RES  
REMS  
REMS4  
RDID  
2 I/O  
Read  
Block  
512-bit  
(command : (command : (command : (command : (command:  
protection  
(BP0-BP3)  
secured OTP  
(75MHz)  
AB hex)  
90 hex)  
EF hex)  
DF hex)  
9F hex)  
Part Name  
(75MHz)  
C2 24 (hex) C2 24 (hex) C2 24 (hex)  
MX25L1635D  
V
V
V
V
V
V
V
24 (hex)  
C2 24 15 (hex)  
(if ADD=0) (if ADD=0)  
(if ADD=0)  
X
C2 14 (hex) C2 14 (hex)  
(if ADD=0) (if ADD=0)  
MX25L1605D  
14 (hex)  
C2 20 15 (hex)  
P/N:PM1374  
REV. 1.5, OCT. 01, 2008  
7