欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX25L4006EPI-12G 参数 Datasheet PDF下载

MX25L4006EPI-12G图片预览
型号: MX25L4006EPI-12G
PDF下载: 下载PDF文件 查看货源
内容描述: 串行外设接口兼容--mode 0和模式3 [Serial Peripheral Interface compatible --Mode 0 and Mode 3]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 52 页 / 1532 K
品牌: Macronix [ MACRONIX INTERNATIONAL ]
 浏览型号MX25L4006EPI-12G的Datasheet PDF文件第20页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第21页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第22页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第23页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第25页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第26页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第27页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第28页  
MX25L4006E  
Note 1: h/b is hexadecimal or binary.  
Note 2: (x-y-z) means I/O mode nomenclature used to indicate the number of active pins used for the opcode (x),  
address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1), (2-2-2),  
and (4-4-4)  
Note 3: Wait States is required dummy clock cycles after the address bits or optional mode bits.  
Note 4: Mode Bits is optional control bits that follow the address bits. These bits are driven by the system controller  
if they are specified. (eg,read performance enhance toggling bits)  
Note 5: 4KB=2^0Ch,32KB=2^0Fh,64KB=2^10h  
Note 6: 0xFFh means all data is blank ("1b").  
P/N: PM1576  
REV. 1.3, FEB. 10, 2012  
24  
 复制成功!