欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX23J25640TI-50G 参数 Datasheet PDF下载

MX23J25640TI-50G图片预览
型号: MX23J25640TI-50G
PDF下载: 下载PDF文件 查看货源
内容描述: 256M - BIT NAND接口XtraROMTM [256M-BIT NAND INTERFACE XtraROMTM]
分类和应用: 存储内存集成电路光电二极管OTP只读存储器
文件页数/大小: 20 页 / 280 K
品牌: Macronix [ MACRONIX INTERNATIONAL ]
 浏览型号MX23J25640TI-50G的Datasheet PDF文件第3页浏览型号MX23J25640TI-50G的Datasheet PDF文件第4页浏览型号MX23J25640TI-50G的Datasheet PDF文件第5页浏览型号MX23J25640TI-50G的Datasheet PDF文件第6页浏览型号MX23J25640TI-50G的Datasheet PDF文件第8页浏览型号MX23J25640TI-50G的Datasheet PDF文件第9页浏览型号MX23J25640TI-50G的Datasheet PDF文件第10页浏览型号MX23J25640TI-50G的Datasheet PDF文件第11页  
MX23J25640  
AC Characteristics (TA = -40 to 85° C,VCC = 2.7~3.6V)  
Parameter  
Symbol  
tCLS  
tCLH  
tCS  
MIN.  
0
TYP.  
MAX. Unit  
CLE setup time  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
CLE hold time  
10  
0
CE setup time  
CE hold time  
tCH  
10  
25  
0
Write pulse width  
tWP  
ALE setup time  
tALS  
tALH  
tDS  
ALE hold time  
10  
20  
10  
50  
15  
20  
35  
50  
Data setup time  
Data hold time  
tDH  
Write cycle time  
tWC  
tWH  
tRR  
WE high hold time  
Ready to RE falling edge  
Read pulse width  
tRP  
Read cycle time  
tRC  
RE access time (serial data access)  
CE high hold time for last address in serial read cycle  
RE high to output Hi-Z  
CE high to output Hi-Z  
RE high hold time  
tREA  
tCEH  
tRHZ  
tCHZ  
tREH  
tIR  
35  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
us  
ns  
ns  
ns  
us  
us  
100  
10  
30  
20  
15  
0
Output Hi-Z to RE falling edge  
WE high to RE low  
tWHR  
tR  
30  
Memory cell array to starting address  
WE high to Busy  
7
tWB  
200  
ALE low to RE low (read cycle)  
RE last clock rising edge to Busy (in sequential read)  
CE high to Ready (when interrupted by CE in read mode)  
Device reset time  
tAR2  
50  
tRB  
200  
1
tCRYNote  
tRST  
6
Note :tCRY (time from CE to Ready) depends on the pull-up resister of the RB pin.  
P/N:PM1137  
REV. 1.2, OCT. 28, 2005  
7