Notebook CPU Step-Down Controller for Intel
-
Mobile Voltage Positioning (IMVP II)
Pin Description (continued)
PIN
NAME
FUNCTION
On-Time Selection Control Input. This is a four-level input that sets the K factor (Table 2) to determine
DH on-time. Connect TON to the following pins for the indicated operation:
GND = 1000kHz
REF = 550kHz
Open = 300kHz
10
TON
V
CC
= 200kHz
2V Reference Output. Bypass to GND with 0.22µF (min) capacitor. Can source 50µA for external loads.
Loading REF degrades FB accuracy according to the REF load-regulation error.
11
12
REF
ILIM
Current-Limit Adjustment. The GND - LX current-limit threshold defaults to 100mV if ILIM is connected to
V
CC
. In adjustable mode, the current-limit threshold voltage is 1/10th the voltage seen at ILIM over a 0.5V to
3V range. The logic threshold for switchover to the 100mV default value is approximately V
ILIM to REF for a fixed 200mV threshold.
- 1V. Connect
CC
Feedback Offset Adjust Negative Input. The output shifts by an amount equal to the difference between POS
and NEG multiplied by a scale factor that depends on the DAC codes (see the Integrator Amplifiers/Output
Voltage Offsets section). Connect both POS and NEG to REF if the offset function is not used.
13
14
POS
Open-Drain Power-Good Output. VGATE is normally high when the output is in regulation. If V is not within
FB
VGATE
a 10% window of the DAC setting, VGATE is asserted low. During DAC code transitions, VGATE is forced
high until 1 clock period after the slew-rate controller finishes the transition. VGATE is low during shutdown.
15
16
17
GND
DL
Analog and Power Ground. Also connects to the current-limit comparator.
Low-Side Gate Driver Output. DL swings GND to V
.
DD
V
DD
Supply Voltage Input for the DL Gate Driver, 4.5V to 5.5V. Bypass to GND with a 1µF capacitor.
Suspend-Mode Control Input. When SUS is high, the suspend-mode VID code, as programmed by S0 and
S1, is delivered to the DAC. Connect SUS to GND if the Suspend-mode multiplexer is not used (see the
Internal Multiplexers (ZMODE/SUS) section).
18
19
20
SUS
ZMODE
OVP
Performance-Mode MUX Control Input. If SUS is low, ZMODE selects between two different VID DAC codes.
If ZMODE is low, the VID DAC code is set by the logic-level voltages on D0–D4. On the rising edge of
ZMODE, during power-up with ZMODE high, or on the falling edge of SUS when ZMODE is high, the VID
DAC code is determined by the impedance at D0–D4 (see the Internal Multiplexers (ZMODE/SUS) section).
Overvoltage Protection Control Input. Connect OVP low to enable overvoltage protection. Connect OVP high
to disable overvoltage protection. The overvoltage trip threshold is approximately 2V. The state of OVP does
not affect output undervoltage fault protection or thermal shutdown.
VID DAC Code Inputs. D0 is the LSB, and D4 is the MSB of the internal 5-bit VID DAC (Table 3). If ZMODE
is low, D0–D4 are high-impedance digital inputs, and the VID DAC code is set by the logic-level voltages on
D0–D4. On the rising edge of ZMODE, during power-up with ZMODE high, or on the falling edge of SUS
when ZMODE is high, the VID DAC code is determined by the impedance at D0–D4 as follows:
Logic low = source impedance is ≤1kΩ + 5%.
21–25
D4–D0
Logic high = source impedance is ≥100kΩ - 5%.
Boost Flying Capacitor Connection. Connect BST to the external boost diode and capacitor as shown in
Figure 1. An optional resistor in series with BST allows the DH pullup current to be adjusted (Figure 8).
26
BST
Inductor Connection. LX is the internal lower supply rail for the DH high-side gate driver. It also connects to
the current-limit comparator and the skip-mode zero-crossing comparator.
27
28
LX
DH
High-Side Gate-Driver Output. DH swings LX to BST.
10 ______________________________________________________________________________________
MAXIM [ MAXIM INTEGRATED PRODUCTS ]
