DS18B20-PAR
1-WIRE SIGNALING
The DS18B20-PAR uses a strict 1-Wire communication protocol to insure data integrity. Several signal
types are defined by this protocol: reset pulse, presence pulse, write 0, write 1, read 0, and read 1. All of
these signals, with the exception of the presence pulse, are initiated by the bus master.
INITIALIZATION PROCEDURE: RESET AND PRESENCE PULSES
All communication with the DS18B20-PAR begins with an initialization sequence that consists of a reset
pulse from the master followed by a presence pulse from the DS18B20-PAR. This is illustrated in
Figure 12. When the DS18B20-PAR sends the presence pulse in response to the reset, it is indicating to
the master that it is on the bus and ready to operate.
During the initialization sequence the bus master transmits (TX) the reset pulse by pulling the 1-Wire bus
low for a minimum of 480 μs. The bus master then releases the bus and goes into receive mode (RX).
When the bus is released, the 5k pullup resistor pulls the 1-Wire bus high. When the DS18B20-PAR
detects this rising edge, it waits 15–60 μs and then transmits a presence pulse by pulling the 1-Wire bus
low for 60–240 μs.
INITIALIZATION TIMING Figure 12
MASTER TX RESET PULSE
MASTER RX
480 μs minimum
480 μs minimum
DS18B20-PAR TX
presence pulse
DS18B20-PAR
waits 15-60 μs
60-240 μs
VPU
1-WIRE BUS
GND
LINE TYPE LEGEND
Bus master pulling low
DS18B20-PAR pulling low
Resistor pullup
READ/WRITE TIME SLOTS
The bus master writes data to the DS18B20-PAR during write time slots and reads data from the
DS18B20-PAR during read time slots. One bit of data is transmitted over the 1-Wire bus per time slot.
WRITE TIME SLOTS
There are two types of write time slots: “Write 1” time slots and “Write 0” time slots. The bus master
uses a Write 1 time slot to write a logic 1 to the DS18B20-PAR and a Write 0 time slot to write a logic 0
to the DS18B20-PAR. All write time slots must be a minimum of 60 μs in duration with a minimum of a
1 μs recovery time between individual write slots. Both types of write time slots are initiated by the
master pulling the 1-Wire bus low (see Figure 13).
To generate a Write 1 time slot, after pulling the 1-Wire bus low, the bus master must release the 1-Wire
bus within 15 μs. When the bus is released, the 5k pullup resistor will pull the bus high. To generate a
Write 0 time slot, after pulling the 1-Wire bus low, the bus master must continue to hold the bus low for
the duration of the time slot (at least 60 μs).
13 of 19
MAXIM [ MAXIM INTEGRATED PRODUCTS ]
