71M6543F/H and 71M6543G/GH Data Sheet
The Timer/Counter control registers, TCON and T2CON (see Table 29 and Table 30).
•
•
•
The interrupt request register, IRCON (see Table 31).
The interrupt priority registers: IP0 and IP1 (see Table 36).
Table 26: The IEN0 Bit Functions (SFR 0xA8)
Function
Bit
Symbol
EAL
WDT
–
IEN0[7]
IEN0[6]
IEN0[5]
IEN0[4]
IEN0[3]
IEN0[2]
IEN0[1]
IEN0[0]
EAL = 0 disables all interrupts.
Not used for interrupt control.
Not Used.
ES0
ES0 = 0 disables serial channel 0 interrupt.
ET1 = 0 disables timer 1 overflow interrupt.
EX1 = 0 disables external interrupt 1.
ET0 = 0 disables timer 0 overflow interrupt.
EX0 = 0 disables external interrupt 0.
ET1
EX1
ET0
EX0
Table 27: The IEN1 Bit Functions (SFR 0xB8)
Bit
Symbol
–
Function
IEN1[7]
IEN1[6]
IEN1[5]
IEN1[4]
IEN1[3]
IEN1[2]
IEN1[1]
IEN1[0]
Not used.
–
Not used.
EX6
EX5
EX4
EX3
EX2
–
EX6 = 0 disables external interrupt 6.
EX5 = 0 disables external interrupt 5.
EX4 = 0 disables external interrupt 4.
EX3 = 0 disables external interrupt 3.
EX2 = 0 disables external interrupt 2.
Not Used.
Table 28: The IEN2 Bit Functions (SFR 0x9A)
Bit
Symbol
Function
IEN2[0]
ES1
ES1 = 0 disables the serial channel 1 interrupt.
Table 29: TCON Bit Functions (SFR 0x88)
Bit
Symbol
TF1
Function
Timer 1 overflow flag.
TCON[7]
TCON[6]
TCON[5]
TCON[4]
TCON[3]
TCON[2]
TR1
Not used for interrupt control.
Timer 0 overflow flag.
TF0
TR0
Not used for interrupt control.
External interrupt 1 flag.
IE1
IT1
External interrupt 1 type control bit:
0 = interrupt on low level.
1 = interrupt on falling edge.
TCON[1]
TCON[0]
IE0
IT0
External interrupt 0 flag
External interrupt 0 type control bit:
0 = interrupt on low level.
1 = interrupt on falling edge.
v1.2
© 2008–2011 Teridian Semiconductor Corporation
41
MAXIM [ MAXIM INTEGRATED PRODUCTS ]
