欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAS6116_17 参数 Datasheet PDF下载

MAS6116_17图片预览
型号: MAS6116_17
PDF下载: 下载PDF文件 查看货源
内容描述: [Stereo Digital Volume Control]
分类和应用:
文件页数/大小: 20 页 / 994 K
品牌: MAS [ MICRO ANALOG SYSTEMS ]
 浏览型号MAS6116_17的Datasheet PDF文件第9页浏览型号MAS6116_17的Datasheet PDF文件第10页浏览型号MAS6116_17的Datasheet PDF文件第11页浏览型号MAS6116_17的Datasheet PDF文件第12页浏览型号MAS6116_17的Datasheet PDF文件第14页浏览型号MAS6116_17的Datasheet PDF文件第15页浏览型号MAS6116_17的Datasheet PDF文件第16页浏览型号MAS6116_17的Datasheet PDF文件第17页  
DA6116.010  
5 October, 2017  
DIGITAL CHARACTERISTICS  
Digital Inputs/Outputs  
(AVCC=+5.0 V, AGND=0 V, TA=+25oC unless otherwise noted)  
Parameter  
Symbol  
Conditions  
Min  
Typ  
Max  
Unit  
Input low voltage  
VIL  
All digital inputs,  
DC  
All digital inputs,  
DC  
All digital outputs,  
IL=2mA  
All digital outputs,  
IH=-2mA  
0.3*  
DVCC  
V
V
V
V
Input high voltage  
Output low voltage  
Output high voltage  
VIH  
VOL  
VOH  
0.7*  
DVCC  
0.3*  
DVCC  
0.7*  
DVCC  
Serial Interface Timing  
(AVCC=+5.0 V, AGND=0 V, TA=+25oC unless otherwise noted)  
Parameter  
Symbol  
Conditions  
Min  
Typ  
Max  
Unit  
Frequency of CCLK  
Period of CCLK high  
Period of CCLK low  
Rise time of CCLK  
Fall time of CCLK  
FCCLK  
TWHC  
TWLC  
TRC  
10  
MHz  
ns  
Measured from VIH to VIH  
Measured from VIL to VIL  
Measured from VIL to VIH  
Measured from VIH to VIL  
50  
50  
ns  
100  
100  
ns  
TFC  
ns  
Hold time, CCLK high to  
XCS low  
THCSH  
20  
ns  
Setup time, XCS low to  
CCLK high  
Setup time, valid CI to  
CCLK high  
Hold time, CCLK high to  
invalid CI  
Delay time, CCLK low to  
valid CI  
Delay time, XCS high or 8th  
CCLK low to invalid CI  
Hold time, 16th CCLK high  
to XCS high  
Setup time, XCS high to  
CCLK high  
TSSLCH  
TSDCH  
THCHD  
TDCLD  
TDSZ  
100  
100  
100  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Load=100pF  
50  
50  
150  
Load=3.3k  
THLCHS  
TSSHCH  
200  
200  
13 (20)