LT3975
APPLICATIONS INFORMATION
4
3
2
1
0
The LT3975 may be synchronized over a 250kHz to 2MHz
range. The R resistor should be chosen to set the LT3975
T
switchingfrequency20%belowthelowestsynchronization
input. For example, if the synchronization signal will be
250kHz and higher, the R should be selected for 200kHz.
T
To assure reliable and safe operation the LT3975 will only
synchronize when the output voltage is near regulation
as indicated by the PG flag. It is therefore necessary to
choosealargeenoughinductorvaluetosupplytherequired
output current at the frequency set by the R resistor (see
T
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
InductorSelectionsection).Theslopecompensationisset
INPUT VOLTAGE (V)
by the R value, while the minimum slope compensation
T
3975 F08
required to avoid subharmonic oscillations is established
by the inductor size, input voltage and output voltage.
Since the synchronization frequency will not change the
slopes of the inductor current waveform, if the inductor
is large enough to avoid subharmonic oscillations at the
Figure 8. PG Pin Voltage Versus Input Voltage when PG
Is Connected to 3V Through a 150k Resistor. The FB Pin
Voltage Is 1.15V
LT3975 is absent. This may occur in battery charging ap-
plications or in battery backup systems where a battery
or some other supply is diode ORed with the LT3975’s
frequency set by R , than the slope compensation will be
T
sufficient for all synchronization frequencies.
output. If the V pin is allowed to float and the EN/UVLO
IN
Power Good Flag
pin is held high (either by a logic signal or because it is
tied to V ), then the LT3975’s internal circuitry will pull its
IN
ThePGpinisanopen-drainoutputwhichisusedtoindicate
to the user when the output voltage is within regulation.
When the output is lower than the regulation voltage by
more than 8.4%, as determined from the FB pin voltage,
the PG pin will pull low to indicate the power is not good.
Otherwise, the PG pin will go high impedance and can
be pulled logic high with a resistor pull-up. The PG pin is
only comparing the output voltage to an accurate refer-
quiescent current through its SW pin. This is fine if your
system can tolerate a few μA in this state. If you ground
the EN pin, the SW pin current will drop to essentially
zero. However, if the V pin is grounded while the output
IN
is held high, regardless of EN, parasitic diodes inside the
LT3975 can pull current from the output through the SW
pin and the V pin. Figure 9 shows a circuit that will run
IN
only when the input voltage is present and that protects
ence when the LT3975 is enabled and V is above 4.3V.
IN
against a shorted or reversed input.
When the part is shutdown, the PG is actively pulled low to
indicate that the LT3975 is not regulating the output. The
input voltage must be greater than 1.4V to fully turn-on
the active pull-down device. Figure 8 shows the status of
the PG pin as the input voltage is increased.
PCB Layout
For proper operation and minimum EMI, care must be
taken during printed circuit board layout. Figure 10 shows
a sample component placement with trace, ground plane
and via locations, which serves as a good PCB layout
example. Note that large, switched currents flow in the
Shorted and Reversed Input Protection
Iftheinductorischosensothatitwon’tsaturateexcessively,
a LT3975 buck regulator will tolerate a shorted output and
the power dissipation will be limited by current limit fold-
back (see Current Limit Foldback and Thermal Protection
section). There is another situation to consider in systems
where the output will be held high when the input to the
LT3975’s V and SW pins, the catch diode (D1), and the
IN
input capacitor (C1). The loop formed by these compo-
nents should be as small as possible. These components,
along with the inductor and output capacitor, should be
placed on the same side of the circuit board, and their
connections should be made on that layer. Place a local,
3975f
20
Linear [ Linear ]
