欢迎访问ic37.com |
会员登录 免费注册
发布采购

LT1940EFE#PBF 参数 Datasheet PDF下载

LT1940EFE#PBF图片预览
型号: LT1940EFE#PBF
PDF下载: 下载PDF文件 查看货源
内容描述: [LT1940 - Dual Monolithic 1.4A, 1.1MHz Step-Down Switching Regulator; Package: TSSOP; Pins: 16; Temperature Range: -40°C to 85°C]
分类和应用: 开关光电二极管
文件页数/大小: 20 页 / 309 K
品牌: Linear [ Linear ]
 浏览型号LT1940EFE#PBF的Datasheet PDF文件第9页浏览型号LT1940EFE#PBF的Datasheet PDF文件第10页浏览型号LT1940EFE#PBF的Datasheet PDF文件第11页浏览型号LT1940EFE#PBF的Datasheet PDF文件第12页浏览型号LT1940EFE#PBF的Datasheet PDF文件第14页浏览型号LT1940EFE#PBF的Datasheet PDF文件第15页浏览型号LT1940EFE#PBF的Datasheet PDF文件第16页浏览型号LT1940EFE#PBF的Datasheet PDF文件第17页  
LT1940/LT1940L  
U
W U U  
APPLICATIO S I FOR ATIO  
the LT1940 is enabled (either RUN/SS pin is high) and VIN  
is greater than ~2.4V.  
Soft-Start and Shutdown  
The RUN/SS (Run/Soft-Start) pins are used to place the  
individual switching regulators and the internal bias cir-  
cuits in shutdown mode. They also provide a soft-start  
function. To shut down either regulator, pull the RUN/SS  
pin to ground with an open-drain or collector. If both  
RUN/SS pins are pulled to ground, the LT1940 enters its  
shutdown mode with both regulators off and quiescent  
current reduced to ~30µA. Internal 2µA current sources  
pulluponeachpin. Ifeitherpinreaches~0.5V, theinternal  
bias circuits start and the quiescent current increases to  
~3.5mA.  
Output Sequencing  
The PG and RUN/SS pins can be used to sequence the two  
outputs. Figure 5 shows several circuits to do this. In each  
case channel 1 starts first. Note that these circuits se-  
quence the outputs during start-up. When shut down the  
two channels turn off simultaneously.  
In Figure 5a, a larger capacitor on RUN/SS2 delays chan-  
nel 2 with respect to channel 1. The soft-start capacitor on  
RUN/SS2shouldbeatleasttwicethevalueofthecapacitor  
onRUN/SS1. Alargerratiomayberequired, dependingon  
the output capacitance and load on each channel. Make  
sure to test the circuit in the system before deciding on  
final values for these capacitors.  
If a capacitor is tied from the RUN/SS pin to ground, then  
theinternalpull-upcurrentwillgenerateavoltagerampon  
this pin. This voltage clamps the VC pin, limiting the peak  
switch current and therefore input current during start up.  
A good value for the soft-start capacitor is COUT/10,000,  
where COUT is the value of the output capacitor.  
The circuit in Figure 5b requires the fewest components,  
with both channels sharing a single soft-start capacitor.  
Thepowergoodcomparatorofchannel1disableschannel  
2 until output 1 is in regulation.  
The RUN/SS pins can be left floating if the shutdown  
feature is not used. They can also be tied together with a  
single capacitor providing soft-start. The internal current  
sources will charge these pins to ~2.5V.  
For independent control of channel 2, use the circuit in  
Figure 5c. The capacitor on RUN/SS1 is smaller than the  
capacitor on RUN/SS2. This allows the LT1940 to start up  
and enable its power good comparator before RUN/SS2  
gets high enough to allow channel 2 to start switching.  
Channel 2 only operates when it is enabled with the  
external control signals and output 1 is in regulation.  
The RUN/SS pins provide a soft-start function that limits  
peakinputcurrenttothecircuitduringstart-up. Thishelps  
to avoid drawing more current than the input source can  
supply or glitching the input supply when the LT1940 is  
enabled. The RUN/SS pins do not provide an accurate  
delay to start or an accurately controlled ramp at the  
output voltage, both of which depend on the output  
capacitance and the load current. However, the power  
good indicators can be used to sequence the two outputs,  
as described below.  
The circuit in Figure 5a leaves both power good indicates  
free. However, the circuits in Figures 5b and 5c have  
another advantage. As well as sequencing the two outputs  
at start-up, they also disable channel 2 if output 1 falls out  
of regulation (due to a short circuit or a collapsing input  
voltage).  
Power Good Indicators  
Finally, be aware that the circuit in Figure 5d does not  
work, because the power good comparators are disabled  
in shutdown. When the system is placed in shutdown  
mode by pulling down on RUN/SS1, then output 1 will go  
low, PG1 will pull down on RUN/SS2, and the LT1940 will  
enter its low current shutdown state. This disables PG1,  
and RUN/SS2 ramps up again to enable the LT1940. The  
circuit will oscillate and pull extra current from the input.  
The PG pin is the open collector output of an internal  
comparator. PG remains low until the FB pin is within 10%  
of the final regulation voltage. Tie the PG pin to any supply  
with a pull-up resistor that will supply less than 250µA.  
Note that this pin will be open when the LT1940 is placed  
in shutdown mode (both RUN/SS pins at ground) regard-  
less of the voltage at the FB pin. Power good is valid when  
1940fa  
13  
 复制成功!