欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC42S16800D-7TL 参数 Datasheet PDF下载

IC42S16800D-7TL图片预览
型号: IC42S16800D-7TL
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆×8 , 8Meg X16 128兆位同步DRAM [16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器时钟
文件页数/大小: 62 页 / 530 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IC42S16800D-7TL的Datasheet PDF文件第43页浏览型号IC42S16800D-7TL的Datasheet PDF文件第44页浏览型号IC42S16800D-7TL的Datasheet PDF文件第45页浏览型号IC42S16800D-7TL的Datasheet PDF文件第46页浏览型号IC42S16800D-7TL的Datasheet PDF文件第48页浏览型号IC42S16800D-7TL的Datasheet PDF文件第49页浏览型号IC42S16800D-7TL的Datasheet PDF文件第50页浏览型号IC42S16800D-7TL的Datasheet PDF文件第51页  
IS42S81600D, IS42S16800D  
PRECHARGE  
PRECHARGE Command  
The PRECHARGE command (see figure) is used to deac-  
tivatetheopenrowinaparticularbankortheopenrowinall  
banks. The bank(s) will be available for a subsequent row  
access some specified time (tRP) after the PRECHARGE  
command is issued. Input A10 determines whether one or  
all banks are to be precharged, and in the case where only  
one bank is to be precharged, inputs BA0, BA1 select the  
bank. When all banks are to be precharged, inputs BA0,  
BA1 are treated as “Don’t Care.” Once a bank has been  
precharged,itisintheidlestateandmustbeactivatedprior  
to any READ or WRITE commands being issued to that  
bank.  
CLK  
HIGH  
CKE  
CS  
RAS  
CAS  
WE  
POWER-DOWN  
Power-down occurs if CKE is registered LOW coincident  
with a NOP or COMMAND INHIBIT when no accesses are  
in progress. If power-down occurs when all banks are idle,  
thismodeisreferredtoasprechargepower-down;ifpower-  
down occurs when there is a row active in either bank, this  
modeisreferredtoasactivepower-down.Enteringpower-  
down deactivates the input and output buffers, excluding  
CKE, for maximum power savings while in standby. The  
devicemaynotremaininthepower-downstatelongerthan  
the refresh period (64ms) since no refresh operations are  
performed in this mode.  
A0-A9, A11  
ALL BANKS  
A10  
BANK SELECT  
BANK ADDRESS  
BA0, BA1  
The power-down state is exited by registering a NOP or  
COMMAND INHIBIT and CKE HIGH at the desired clock  
edge (meeting tCKS). See figure below.  
POWER-DOWN  
CLK  
tCKS  
tCKS  
CKE  
COMMAND  
NOP  
NOP  
ACTIVE  
t
t
t
RCD  
RAS  
RC  
All banks idle  
Input buffers gated off  
Enter power-down mode  
Exit power-down mode  
less than 64ms  
DON'T CARE  
Integrated Silicon Solution, Inc. — www.issi.com  
47  
Rev. E  
07/28/08  
 复制成功!