HIP4082
Pin Descriptions
PIN
NUMBER
SYMBOL
DESCRIPTION
1
BHB
B High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of boot-
strap diode and positive side of bootstrap capacitor to this pin.
2
BHI
B High-side Input. Logic level input that controls BHO driver (Pin 16). BLI (Pin 3) high level input overrides BHI
high level input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin 8) high level input overrides
BHI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than V ). An internal
DD
100µA pull-up to V will hold BHI high, so no connection is required if high-side and low-side outputs are to
DD
be controlled by the low-side input.
3
4
5
BLI
ALI
B Low-side Input. Logic level input that controls BLO driver (Pin 14). If BHI (Pin 2) is driven high or not con-
nected externally then BLI controls both BLO and BHO drivers, with dead time set by delay currents at DEL
(Pin 5). DIS (Pin 8) high level input overrides BLI high level input. The pin can be driven by signal levels of 0V
to 15V (no greater than V ). An internal 100µA pull-up to V will hold BLI high if this pin is not driven.
DD
DD
A Low-side Input. Logic level input that controls ALO driver (Pin 13). If AHI (Pin 7) is driven high or not con-
nected externally then ALI controls both ALO and AHO drivers, with dead time set by delay currents at DEL
(Pin 5). DIS (Pin 8) high level input overrides ALI high level input. The pin can be driven by signal levels of 0V
to 15V (no greater than V ). An internal 100µA pull-up to V will hold ALI high if this pin is not driven.
DD
DD
DEL
Turn-on DELay. Connect resistor from this pin to V to set timing current that defines the dead time between
SS
drivers. All drivers turn-off with no adjustable delay, so the DEL resistor guarantees no shoot-through by de-
laying the turn-on of all drivers. The voltage across the DEL resistor is approximately Vdd -2V.
6
7
V
Chip negative supply, generally will be ground.
SS
AHI
A High-side Input. Logic level input that controls AHO driver (Pin 10). ALI (Pin 4) high level input overrides AHI
high level input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin 8) high level input overrides
AHI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than V ). An internal
DD
100µA pull-up to V will hold AHI high, so no connection is required if high-side and low-side outputs are to
DD
be controlled by the low-side input.
8
9
DIS
DISable input. Logic level input that when taken high sets all four outputs low. DIS high overrides all other in-
puts. When DIS is taken low the outputs are controlled by the other inputs. The pin can be driven by signal
levels of 0V to 15V (no greater than V ). An internal 100µA pull-up to V will hold DIS high if this pin is not
DD
DD
driven.
AHB
A High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of boot-
strap diode and positive side of bootstrap capacitor to this pin.
10
11
AHO
AHS
A High-side Output. Connect to gate of A High-side power MOSFET.
A High-side Source connection. Connect to source of A High-side power MOSFET. Connect negative side of
bootstrap capacitor to this pin.
12
13
14
15
V
Positive supply to control logic and lower gate drivers. De-couple this pin to V (Pin 6).
DD
SS
ALO
BLO
BHS
A Low-side Output. Connect to gate of A Low-side power MOSFET.
B Low-side Output. Connect to gate of B Low-side power MOSFET.
B High-side Source connection. Connect to source of B High-side power MOSFET. Connect negative side of
bootstrap capacitor to this pin.
16
BHO
B High-side Output. Connect to gate of B High-side power MOSFET.
5
INTERSIL [ Intersil ]
