欢迎访问ic37.com |
会员登录 免费注册
发布采购

23425WFVZ 参数 Datasheet PDF下载

23425WFVZ图片预览
型号: 23425WFVZ
PDF下载: 下载PDF文件 查看货源
内容描述: 双路, 128抽头,低电压数字控制电位器( XDCP ? ) [Dual, 128-Tap, Low Voltage Digitally Controlled Potentiometer (XDCP?)]
分类和应用: 转换器电位器光电二极管
文件页数/大小: 21 页 / 637 K
品牌: INTERSIL [ INTERSIL CORPORATION ]
 浏览型号23425WFVZ的Datasheet PDF文件第2页浏览型号23425WFVZ的Datasheet PDF文件第3页浏览型号23425WFVZ的Datasheet PDF文件第4页浏览型号23425WFVZ的Datasheet PDF文件第5页浏览型号23425WFVZ的Datasheet PDF文件第6页浏览型号23425WFVZ的Datasheet PDF文件第7页浏览型号23425WFVZ的Datasheet PDF文件第8页浏览型号23425WFVZ的Datasheet PDF文件第9页  
Dual, 128-Tap, Low Voltage Digitally Controlled
Potentiometer (XDCP™)
ISL23428
The ISL23428 is a volatile, low voltage, low noise, low power,
128-tap, dual digitally controlled potentiometer (DCP) with an
SPI Bus™ interface. It integrates two DCP cores, wiper switches
and control logic on a monolithic CMOS integrated circuit.
Each digitally controlled potentiometer is implemented with a
combination of resistor elements and CMOS switches. The
position of the wipers are controlled by the user through the
SPI bus interface. Each potentiometer has an associated
volatile Wiper Register (WRi, i = 0, 1) that can be directly written
to and read by the user. The contents of the WRi controls the
position of the wiper. When powered on, the wiper of each DCP
will always commence at mid-scale (64 tap position).
The low voltage, low power consumption, and small package
of the ISL23428 make it an ideal choice for use in battery
operated equipment. In addition, the ISL23428 has a V
LOGIC
pin allowing down to 1.2V bus operation, independent from the
V
CC
value. This allows for low logic levels to be connected
directly to the ISL23428 without passing through a voltage
level shifter.
The DCP can be used as a three-terminal potentiometer or as a
two-terminal variable resistor in a wide variety of applications
including control, parameter adjustments, and signal processing.
Features
• Two potentiometers per package
• 128 resistor taps
• 10k 50kor 100k total resistance
• SPI serial interface
- No additional level translator for low bus supply
- Daisy Chaining of multiple DCPs
• Power supply
- V
CC
= 1.7V to 5.5V analog power supply
- V
LOGIC
= 1.2V to 5.5V SPI bus/logic power supply
• Maximum supply current without serial bus activity
(standby)
- 4µA @ V
CC
and V
LOGIC
= 5V
- 1.7µA @ V
CC
and V
LOGIC
= 1.7V
• Shutdown Mode
- Forces the DCP into an end-to-end open circuit and RWi is
connected to RLi internally
- Reduces power consumption by disconnecting the DCP
resistor from the circuit
• Wiper resistance: 70 typical @ V
CC
= 3.3V
• Power-on preset to mid-scale (64 tap position)
• Extended industrial temperature range: -40
°
C to +125
°
C
• 14 Ld TSSOP or 16 Ld UTQFN packages
• Pb-free (RoHS compliant)
• Power supply margining
• Trimming sensor circuits
• Gain adjustment in battery powered instruments
• RF power amplifier bias compensation
10000
V
REF
8000
RESISTANCE (Ω)
6000
RH
-
ISL23428
RW
+
ISL28114
RL
V
REF_M
4000
2000
0
0
32
64
TAP POSITION (DECIMAL)
96
128
FIGURE 1. FORWARD AND BACKWARD RESISTANCE vs TAP
POSITION, 10kΩ DCP
FIGURE 2. V
REF
ADJUSTMENT
August 25, 2011
FN7904.0
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Copyright Intersil Americas Inc. 2011. All Rights Reserved
Intersil (and design) and XDCP are trademarks owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners