欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM3064ATC44-4NAG 参数 Datasheet PDF下载

EPM3064ATC44-4NAG图片预览
型号: EPM3064ATC44-4NAG
PDF下载: 下载PDF文件 查看货源
内容描述: [EE PLD, 4.5ns, CMOS, PQFP44, TQFP-44]
分类和应用: 时钟输入元件可编程逻辑
文件页数/大小: 46 页 / 709 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号EPM3064ATC44-4NAG的Datasheet PDF文件第1页浏览型号EPM3064ATC44-4NAG的Datasheet PDF文件第2页浏览型号EPM3064ATC44-4NAG的Datasheet PDF文件第3页浏览型号EPM3064ATC44-4NAG的Datasheet PDF文件第5页浏览型号EPM3064ATC44-4NAG的Datasheet PDF文件第6页浏览型号EPM3064ATC44-4NAG的Datasheet PDF文件第7页浏览型号EPM3064ATC44-4NAG的Datasheet PDF文件第8页浏览型号EPM3064ATC44-4NAG的Datasheet PDF文件第9页  
MAX 3000A Programmable Logic Device Family Data Sheet
MAX 3000A devices contain 32 to 512 macrocells, combined into groups
of 16 macrocells called logic array blocks (LABs). Each macrocell has a
programmable–AND/fixed–OR array and a configurable register with
independently programmable clock, clock enable, clear, and preset
functions. To build complex logic functions, each macrocell can be
supplemented with shareable expander and high–speed parallel
expander product terms to provide up to 32 product terms per macrocell.
MAX 3000A devices provide programmable speed/power optimization.
Speed–critical portions of a design can run at high speed/full power,
while the remaining portions run at reduced speed/low power. This
speed/power optimization feature enables the designer to configure one
or more macrocells to operate at 50% or lower power while adding only a
nominal timing delay. MAX 3000A devices also provide an option that
reduces the slew rate of the output buffers, minimizing noise transients
when non–speed–critical signals are switching. The output drivers of all
MAX 3000A devices can be set for 2.5 V or 3.3 V, and all input pins are
2.5–V, 3.3–V, and 5.0-V tolerant, allowing MAX 3000A devices to be used
in mixed–voltage systems.
MAX 3000A devices are supported by Altera development systems,
which are integrated packages that offer schematic, text—including
VHDL, Verilog HDL, and the Altera Hardware Description Language
(AHDL)—and waveform design entry, compilation and logic synthesis,
simulation and timing analysis, and device programming. The software
provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other
interfaces for additional design entry and simulation support from other
industry–standard PC– and UNIX–workstation–based EDA tools. The
software runs on Windows–based PCs, as well as Sun SPARCstation, and
HP 9000 Series 700/800 workstations.
f
Functional
Description
For more information on development tools, see the
and the
The MAX 3000A architecture includes the following elements:
Logic array blocks (LABs)
Macrocells
Expander product terms (shareable and parallel)
Programmable interconnect array (PIA)
I/O control blocks
The MAX 3000A architecture includes four dedicated inputs that can be
used as general–purpose inputs or as high–speed, global control signals
(clock, clear, and two output enable signals) for each macrocell and I/O
pin.
shows the architecture of MAX 3000A devices.
4
Altera Corporation