欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM1270GT144C5N 参数 Datasheet PDF下载

EPM1270GT144C5N图片预览
型号: EPM1270GT144C5N
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, 10ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144]
分类和应用: 输入元件可编程逻辑
文件页数/大小: 88 页 / 982 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号EPM1270GT144C5N的Datasheet PDF文件第56页浏览型号EPM1270GT144C5N的Datasheet PDF文件第57页浏览型号EPM1270GT144C5N的Datasheet PDF文件第58页浏览型号EPM1270GT144C5N的Datasheet PDF文件第59页浏览型号EPM1270GT144C5N的Datasheet PDF文件第61页浏览型号EPM1270GT144C5N的Datasheet PDF文件第62页浏览型号EPM1270GT144C5N的Datasheet PDF文件第63页浏览型号EPM1270GT144C5N的Datasheet PDF文件第64页  
5–2
Chapter 5: DC and Switching Characteristics
Operating Conditions
Recommended Operating Conditions
shows the MAX II device family recommended operating conditions.
Table 5–2.
MAX II Device Recommended Operating Conditions
Symbol
V
CCINT
Parameter
3.3-V supply voltage for internal logic and
ISP
2.5-V supply voltage for internal logic and
ISP
1.8-V supply voltage for internal logic and
ISP
V
CCIO
Supply voltage for I/O buffers, 3.3-V
operation
Supply voltage for I/O buffers, 2.5-V
operation
Supply voltage for I/O buffers, 1.8-V
operation
Supply voltage for I/O buffers, 1.5-V
operation
V
I
V
O
T
J
Input voltage
Output voltage
Operating junction temperature
Conditions
MAX II devices
MAX II devices
MAX IIG and MAX IIZ
devices
Commercial range
Industrial range
Extended range
Notes to
(1) MAX II device in-system programming and/or user flash memory (UFM) programming via JTAG or logic array is not guaranteed outside the
recommended operating conditions (for example, if brown-out occurs in the system during a potential write/program sequence to the UFM,
users are recommended to read back UFM contents and verify against the intended write data).
(2) Minimum DC input is –0.5 V. During transitions, the inputs may undershoot to –2.0 V for input currents less than 100 mA and periods shorter
than 20 ns.
(3) During transitions, the inputs may overshoot to the voltages shown in the following table based upon input duty cycle. The DC case is equivalent
to 100% duty cycle. For more information about 5.0-V tolerance, refer to the
chapter in the
MAX II Device Handbook.
V
IN
Max. Duty Cycle
4.0 V 100% (DC)
4.1
90%
4.2
50%
4.3
30%
4.4
17%
4.5
10%
(4) All pins, including clock, I/O, and JTAG pins, may be driven before V
CC INT
and V
C CIO
are powered.
(5) For the extended temperature range of 100 to 125º C, MAX II UFM programming (erase/write) is only supported via the JTAG interface. UFM
programming via the logic array interface is not guaranteed in this range.
Minimum
3.00
2.375
1.71
3.00
2.375
1.71
1.425
–0.5
0
0
–40
–40
Maximum
3.60
2.625
1.89
3.60
2.625
1.89
1.575
4.0
V
C CIO
85
100
125
Unit
V
V
V
V
V
V
V
V
V
°C
°C
°C