欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM1270GT144C5N 参数 Datasheet PDF下载

EPM1270GT144C5N图片预览
型号: EPM1270GT144C5N
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, 10ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144]
分类和应用: 输入元件可编程逻辑
文件页数/大小: 88 页 / 982 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号EPM1270GT144C5N的Datasheet PDF文件第11页浏览型号EPM1270GT144C5N的Datasheet PDF文件第12页浏览型号EPM1270GT144C5N的Datasheet PDF文件第13页浏览型号EPM1270GT144C5N的Datasheet PDF文件第14页浏览型号EPM1270GT144C5N的Datasheet PDF文件第16页浏览型号EPM1270GT144C5N的Datasheet PDF文件第17页浏览型号EPM1270GT144C5N的Datasheet PDF文件第18页浏览型号EPM1270GT144C5N的Datasheet PDF文件第19页  
Chapter 2: MAX II Architecture
Logic Elements
2–7
Figure 2–6.
MAX II LE
Register chain
routing from
previous LE
LAB-wide
Register Bypass
Synchronous
Load
LAB-wide
Packed
Synchronous
Register
Select
Clear
LAB Carry-In
addnsub
Carry-In1
Carry-In0
Programmable
Register
LUT chain
routing to next LE
Row, column,
and DirectLink
routing
data1
data2
data3
data4
ENA
CLRN
Look-Up
Table
(LUT)
Carry
Chain
Synchronous
Load and
Clear Logic
PRN/ALD
D
Q
ADATA
Row, column,
and DirectLink
routing
labclr1
labclr2
labpre/aload
Chip-Wide
Reset (DEV_CLRn)
Asynchronous
Clear/Preset/
Load Logic
Local routing
Clock and
Clock Enable
Select
labclk1
labclk2
labclkena1
labclkena2
Register
Feedback
Register chain
output
Carry-Out0
Carry-Out1
LAB Carry-Out
Each LE’s programmable register can be configured for D, T, JK, or SR operation. Each
register has data, true asynchronous load data, clock, clock enable, clear, and
asynchronous load/preset inputs. Global signals, general-purpose I/O pins, or any
LE can drive the register’s clock and clear control signals. Either general-purpose I/O
pins or LEs can drive the clock enable, preset, asynchronous load, and asynchronous
data. The asynchronous load data input comes from the data3 input of the LE. For
combinational functions, the LUT output bypasses the register and drives directly to
the LE outputs.
Each LE has three outputs that drive the local, row, and column routing resources. The
LUT or register output can drive these three outputs independently. Two LE outputs
drive column or row and DirectLink routing connections and one drives local
interconnect resources. This allows the LUT to drive one output while the register
drives another output. This register packing feature improves device utilization
because the device can use the register and the LUT for unrelated functions. Another
special packing mode allows the register output to feed back into the LUT of the same
LE so that the register is packed with its own fan-out LUT. This provides another
mechanism for improved fitting. The LE can also drive out registered and
unregistered versions of the LUT output.