欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2S130F1020I4N 参数 Datasheet PDF下载

EP2S130F1020I4N图片预览
型号: EP2S130F1020I4N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 6627 CLBs, 717MHz, 132540-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, LEAD FREE, FBGA-1020]
分类和应用: 时钟可编程逻辑
文件页数/大小: 248 页 / 2983 K
品牌: INTEL [ INTEL ]
 浏览型号EP2S130F1020I4N的Datasheet PDF文件第149页浏览型号EP2S130F1020I4N的Datasheet PDF文件第150页浏览型号EP2S130F1020I4N的Datasheet PDF文件第151页浏览型号EP2S130F1020I4N的Datasheet PDF文件第152页浏览型号EP2S130F1020I4N的Datasheet PDF文件第154页浏览型号EP2S130F1020I4N的Datasheet PDF文件第155页浏览型号EP2S130F1020I4N的Datasheet PDF文件第156页浏览型号EP2S130F1020I4N的Datasheet PDF文件第157页  
DC & Switching Characteristics  
Figure 5–1. Receiver Input Waveforms for Differential I/O Standards  
Single-Ended Waveform  
Positive Channel (p) = V  
IH  
V
ID  
Negative Channel (n) = V  
Ground  
IL  
V
CM  
Differential Waveform  
V
ID  
p n = 0 V  
V
ID  
Figure 5–2. Transmitter Output Waveforms for Differential I/O Standards  
Single-Ended Waveform  
Positive Channel (p) = V  
OH  
V
OD  
Negative Channel (n) = V  
Ground  
OL  
V
CM  
Differential Waveform  
V
OD  
p n = 0 V  
V
OD  
Altera Corporation  
April 2011  
5–7  
Stratix II Device Handbook, Volume 1  
 复制成功!