欢迎访问ic37.com |
会员登录 免费注册
发布采购

80C188EC25 参数 Datasheet PDF下载

80C188EC25图片预览
型号: 80C188EC25
PDF下载: 下载PDF文件 查看货源
内容描述: 16位高集成嵌入式处理器 [16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS]
分类和应用:
文件页数/大小: 57 页 / 787 K
品牌: INTEL [ INTEL ]
 浏览型号80C188EC25的Datasheet PDF文件第36页浏览型号80C188EC25的Datasheet PDF文件第37页浏览型号80C188EC25的Datasheet PDF文件第38页浏览型号80C188EC25的Datasheet PDF文件第39页浏览型号80C188EC25的Datasheet PDF文件第41页浏览型号80C188EC25的Datasheet PDF文件第42页浏览型号80C188EC25的Datasheet PDF文件第43页浏览型号80C188EC25的Datasheet PDF文件第44页  
80C186EC/188EC, 80L186EC/188EC  
DERATING CURVES  
27243413  
Figure 14. Typical Output Delay Variations versus Load Capacitance  
27243414  
Figure 15. Typical Rise and Fall Variations versus Load Capacitance  
rectly using a RC reset circuit, but the designer must  
ensure that the ramp time for V is not so long that  
RESET  
CC  
RESIN is never sampled at a logic low level when  
The processor will perform a reset operation any  
time the RESIN pin is active. The RESIN pin is syn-  
chronized before it is presented internally, which  
means that the clock must be operating before a  
reset can take effect. From a power-on state, RESIN  
must be held active (low) in order to guarantee cor-  
rect initialization of the processor. Failure to pro-  
vide RESIN while the device is powering up will  
result in unspecified operation of the device.  
V
CC  
reaches minimum operating conditions.  
Figure 17 shows the timing sequence when RESIN  
is applied after V is stable and the device has  
CC  
been operating. Note that a reset will terminate all  
activity and return the processor to a known operat-  
ing state. Any bus operation that is in progress at the  
time RESIN is asserted will terminate immediately  
(note that most control signals will be driven to their  
inactive state first before floating).  
Figure 16 shows the correct reset sequence when  
first applying power to the processor. An external  
clock connected to CLKIN must not exceed the V  
threshold being applied to the processor. This is nor-  
mally not a problem if the clock driver is supplied  
with the same V that supplies the processor.  
When attaching a crystal to the device, RESIN must  
remain active until both V and CLKOUT are stable  
CC  
While RESIN is active, bus signals LOCK,  
A19/S16/ONCE and A18:16 are configured as in-  
puts and weakly held high by internal pullup transis-  
tors. Only A19/ONCE can be overdriven to a low  
and is used to enable the ONCE Mode. Forcing  
LOCK or A18:16 low at any time while RESIN is low  
is prohibited and will cause unspecified device oper-  
ation.  
CC  
CC  
(the length of time is application specific and de-  
pends on the startup characteristics of the crystal  
circuit). The RESIN pin is designed to operate cor-  
40  
 复制成功!