欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M80ZE64I5N 参数 Datasheet PDF下载

5M80ZE64I5N图片预览
型号: 5M80ZE64I5N
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, 14ns, 64-Cell, CMOS, PQFP64, 9 X 9 MM, 0.40 MM PITCH, LEAD FREE, PLASTIC, EQFP-64]
分类和应用:
文件页数/大小: 166 页 / 4004 K
品牌: INTEL [ INTEL ]
 浏览型号5M80ZE64I5N的Datasheet PDF文件第28页浏览型号5M80ZE64I5N的Datasheet PDF文件第29页浏览型号5M80ZE64I5N的Datasheet PDF文件第30页浏览型号5M80ZE64I5N的Datasheet PDF文件第31页浏览型号5M80ZE64I5N的Datasheet PDF文件第33页浏览型号5M80ZE64I5N的Datasheet PDF文件第34页浏览型号5M80ZE64I5N的Datasheet PDF文件第35页浏览型号5M80ZE64I5N的Datasheet PDF文件第36页  
2–20  
Chapter 2: MAX V Architecture  
Global Signals  
Figure 2–14. Global Clock Network (Note 1)  
LAB Column  
clock[3..0]  
I/O Block Region  
4
4
4
4
4
4
4
4
LAB Column  
clock[3..0]  
I/O Block Region  
I/O Block Region  
UFM Block (2)  
CFM Block  
Notes to Figure 2–14:  
(1) LAB column clocks in I/O block regions provide high fan-out output enable signals.  
(2) LAB column clocks drive to the UFM block.  
MAX V Device Handbook  
December 2010 Altera Corporation  
 复制成功!