欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M160ZE64C4N 参数 Datasheet PDF下载

5M160ZE64C4N图片预览
型号: 5M160ZE64C4N
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, 7.9ns, 128-Cell, CMOS, PQFP64, 9 X 9 MM, 0.40 MM PITCH, LEAD FREE, PLASTIC, EQFP-64]
分类和应用: 时钟可编程逻辑
文件页数/大小: 166 页 / 3966 K
品牌: INTEL [ INTEL ]
 浏览型号5M160ZE64C4N的Datasheet PDF文件第77页浏览型号5M160ZE64C4N的Datasheet PDF文件第78页浏览型号5M160ZE64C4N的Datasheet PDF文件第79页浏览型号5M160ZE64C4N的Datasheet PDF文件第80页浏览型号5M160ZE64C4N的Datasheet PDF文件第82页浏览型号5M160ZE64C4N的Datasheet PDF文件第83页浏览型号5M160ZE64C4N的Datasheet PDF文件第84页浏览型号5M160ZE64C4N的Datasheet PDF文件第85页  
4. Hot Socketing and Power-On Reset in  
MAX V Devices  
December 2010  
MV51004-1.0  
MV51004-1.0  
This chapter provides information about hot-socketing specifications, power-on reset  
(POR) requirements, and their implementation in MAXV devices.  
MAX V devices offer hot socketing, also known as hot plug-in or hot swap, and  
power sequencing support. You can insert or remove a MAX V device in a system  
during system operation without causing undesirable effects to the running system  
bus. The hot-socketing feature removes some of the difficulty when using MAX V  
devices on PCBs that contain a mixture of 3.3-, 2.5-, 1.8-, and 1.5-V devices.  
The MAX V hot-socketing feature provides the following:  
Board or device insertion and removal  
Support for any power-up sequence  
Non-intrusive I/O buffers to system buses during hot insertion  
This chapter contains the following sections:  
“MAX V Hot-Socketing Specifications” on page 4–1  
“Hot-Socketing Feature Implementation in MAX V Devices” on page 4–3  
“Power-On Reset Circuitry” on page 4–5  
MAX V Hot-Socketing Specifications  
MAX V devices offer the hot-socketing feature without the need for external  
components or special design requirements. The advantages of hot-socketing support  
in MAX V devices includes the following:  
The device can be driven before and during power up or power down without  
damaging the device.  
I/O pins remain tri-stated during power up. The device does not drive out before  
or during power up, thereby affecting other operating buses.  
Signal pins do not drive the VCCIO or VCCINT power supplies. External input signals  
to the device I/O pins do not power the device VCCIO or VCCINT power supplies  
using internal paths. This is true if the VCCINT and VCCIO power supplies are held at  
GND.  
1
Altera uses GND as a reference for the hot-socketing and I/O buffers circuitry  
designs. To ensure device reliability and compliance to the hot-socketing  
specifications, you must connect GND between boards before connecting the VCCINT  
and VCCIO power supplies.  
© 2010 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off.  
and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at  
www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera’s standard warranty, but  
reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any  
information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device  
specifications before relying on any published information and before placing orders for products or services.  
MAX V Device Handbook  
December 2010  
Subscribe  
 复制成功!