Switching Characteristics
Page 17
Table 20. Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices (Part 2 of 4)
Transceiver
Transceiver
Transceiver
Speed Grade 7
Speed Grade 5 (1)
Speed Grade 6
Symbol/
Description
Conditions
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
2000
1%
2000
1%
2000
1%
RREF
—
—
—
—
—
—
—
—
—
—
Ω
Transceiver Clocks
fixedclk clock
frequency
PCIe
Receiver Detect
—
75
125
—
—
75
125
—
—
75
125
—
MHz
MHz
Transceiver
Reconfiguration
Controller IP
100/
100/
100/
—
125 (7)
125 (7)
125 (7)
(mgmt_clk_clk) clock
frequency
Receiver
Supported I/O
Standards
1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS
5000/
Data rate (16)
—
—
—
614
—
—
—
—
614
—
—
—
—
3125
1.2
614
—
—
—
—
2500
1.2
Mbps
6144 (6)
Absolute VMAX for a
receiver pin (8)
1.2
V
V
Absolute VMIN for a
receiver pin
–0.4
—
–0.4
—
–0.4
—
Maximum peak-to-peak
differentialinputvoltage
—
—
—
—
—
—
—
—
1.6
—
—
—
—
—
1.6
2.2
—
—
—
—
—
—
1.6
2.2
—
V
V
VID (diff p-p) before
device configuration
Maximum peak-to-peak
differentialinputvoltage
2.2
—
VID (diff p-p) after
device configuration
Minimum differential
eye opening at the
receiver serial input
110
110
110
mV
(9)
pins
85−Ω setting
100−Ω setting
120−Ω setting
150-Ω setting
—
—
—
—
85
—
—
—
—
—
—
—
—
85
—
—
—
—
—
—
—
—
85
—
—
—
—
Ω
Ω
Ω
Ω
100
120
150
100
120
150
100
120
150
Differential on-chip
termination resistors
2.5 V PCML,
LVPECL, and
LVDS
V
CCE_GXBL supply (5), (6)
VCCE_GXBL supply
0.65 (15)/0.8
VCCE_GXBL supply
V
VICM (AC coupled)
1.5 V PCML
V
(10)
tLTR
—
—
—
—
—
—
—
—
—
10
4
—
—
—
—
10
—
—
—
—
10
µs
µs
µs
(11)
tLTD
—
—
4
4
—
—
4
4
(12)
tLTD_manual
4
July 2014 Altera Corporation
Cyclone V Device Datasheet