欢迎访问ic37.com |
会员登录 免费注册
发布采购

5AGXFB3H4F35I5 参数 Datasheet PDF下载

5AGXFB3H4F35I5图片预览
型号: 5AGXFB3H4F35I5
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 622MHz, 362730-Cell, CMOS, PBGA1152, FBGA-1152]
分类和应用: 时钟可编程逻辑
文件页数/大小: 182 页 / 2239 K
品牌: INTEL [ INTEL ]
 浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第24页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第25页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第26页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第27页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第29页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第30页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第31页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第32页  
AV-51002  
2015.12.16  
1-25  
Transceiver Specifications for Arria V GX and SX Devices  
Table 1-21: Transceiver Clocks Specifications for Arria V GX and SX Devices  
Transceiver Speed Grade 4  
Transceiver Speed Grade 6  
Unit  
Symbol/Description  
Condition  
Min  
Typ  
125  
Max  
Min  
Typ  
125  
Max  
fixedclkclock frequency  
PCIe Receiver Detect  
75  
MHz  
MHz  
Transceiver Reconfigura‐  
tion Controller IP (mgmt_  
clk_clk) clock frequency  
125  
75  
125  
Table 1-22: Receiver Specifications for Arria V GX and SX Devices  
Transceiver Speed Grade 4  
Min Typ Max  
Transceiver Speed Grade 6  
Min Typ Max  
Symbol/Description  
Condition  
Unit  
Supported I/O standards  
Data rate(28)  
1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS  
611  
6553.6  
1.2  
611  
3125  
1.2  
Mbps  
V
Absolute VMAX for a  
receiver pin(29)  
Absolute VMIN for a  
receiver pin  
–0.4  
–0.4  
V
V
Maximum peak-to-peak  
differential input voltage  
VID (diff p-p) before  
1.6  
1.6  
device configuration  
Maximum peak-to-peak  
differential input voltage  
VID (diff p-p) after device  
configuration  
2.2  
2.2  
V
(28)  
(29)  
To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.  
The device cannot tolerate prolonged operation at this absolute maximum.  
Arria V GX, GT, SX, and ST Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!