欢迎访问ic37.com |
会员登录 免费注册
发布采购

326769-002 参数 Datasheet PDF下载

326769-002图片预览
型号: 326769-002
PDF下载: 下载PDF文件 查看货源
内容描述: 移动第三代英特尔®科雷亚?? ¢处理器家族 [Mobile 3rd Generation Intel® Core™ Processor Family]
分类和应用:
文件页数/大小: 342 页 / 2513 K
品牌: INTEL [ INTEL ]
 浏览型号326769-002的Datasheet PDF文件第11页浏览型号326769-002的Datasheet PDF文件第12页浏览型号326769-002的Datasheet PDF文件第13页浏览型号326769-002的Datasheet PDF文件第14页浏览型号326769-002的Datasheet PDF文件第16页浏览型号326769-002的Datasheet PDF文件第17页浏览型号326769-002的Datasheet PDF文件第18页浏览型号326769-002的Datasheet PDF文件第19页  
Processor Configuration Registers  
2 Processor Configuration  
Registers  
This chapter contains the following:  
• Register terminology  
• PCI Devices and Functions on processor  
• System address map  
• Processor register introduction  
• Detailed register bit descriptions  
2.1  
Register Terminology  
Table 2-1 lists the register-related terminology and access attributes that are used in  
this document. Table 2-2 provides the attribute modifiers.  
Table 2-1.  
Register Attributes and Terminology  
Item  
Description  
Read Only: These bits can only be read by software, writes have no effect. The value of the bits is  
RO  
RW  
determined by the hardware only.  
Read / Write: These bits can be read and written by software.  
Read / Write 1 to Clear: These bits can be read and cleared by software. Writing a '1' to a bit will  
clear it, while writing a '0' to a bit has no effect. Hardware sets these bits.  
RW1C  
Read / Write 0 to Clear: These bits can be read and cleared by software. Writing a ‘0’ to a bit will  
RW0C  
RW1S  
clear it, while writing a ‘1’ to a bit has no effect. Hardware sets these bits.  
Read / Write 1 to Set: These bits can be read and set by software. Writing a ‘1’ to a bit will set it,  
while writing a ‘0’ to a bit has no effect. Hardware clears these bits.  
Reserved and Preserved: These bits are reserved for future RW implementations and their value  
must not be modified by software. When writing to these bits, software must preserve the value  
read. When software updates a register that has RsvdP fields, it must read the register value first so  
that the appropriate merge between the RsvdP and updated fields will occur.  
RsvdP  
RsvdZ  
WO  
Reserved and Zero: These bits are reserved for future RW1C implementations. Software must use  
0 for writes.  
Write Only: These bits can only be written by software, reads return zero.  
Note: Use of this attribute type is deprecated and can only be used to describe bits without  
persistent state.  
Read Clear: These bits can only be read by software, but a read causes the bits to be cleared.  
Hardware sets these bits.  
RC  
Note: Use of this attribute type is only allowed on legacy functions, as side-effects on reads are  
not desirable.  
Read Set / Write 1 to Clear: These bits can be read and cleared by software. Reading a bit will  
set the bit to ‘1. Writing a ‘1’ to a bit will clear it, while writing a ‘0’ to a bit has no effect.  
RSW1C  
RCW  
Read Clear / Write: These bits can be read and written by software, but a read causes the bits to  
be cleared.  
Note: Use of this attribute type is only allowed on legacy functions, as side-effects on reads are  
not desirable.  
Datasheet, Volume 2  
15