IA88C00
Data Sheet
Microcontroller
As of Production Version -01
Figure 23. Counter 0 Capture Register (High Byte) (C0CH), R226 Bank 0
Bit
7
D7
6
D6
5
D5
4
D4
3
D3
2
D2
1
D1
0
D0
Initial Value
Read/Write
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
This 16-bit register pair is used to hold the counter value saved when using the "capture on external
event" function. This register will capture at the rising edge of the I/O pin or when software capture is
asserted. When the bi-value mode of operation is enabled, this register is used as a second Time Constant
register and the counter is alternately loaded from each.
Figure 24. Counter 0 Capture Register (Low Byte) (C0CL), R227 Bank 0
Bit
7
D7
6
D6
5
D5
4
D4
3
D3
2
D2
1
D1
0
D0
Initial Value
Read/Write
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
This 16-bit register pair is used to hold the counter value saved when using the "capture on external
event" function. This register will capture at the rising edge of the I/O pin or when software capture is
asserted. When the bi-value mode of operation is enabled, this register is used as a second Time Constant
register and the counter is alternately loaded from each.
Figure 25. Counter 1 Time Constant Register (High Byte) (C1CTH), R228 Bank 1
Bit
7
D7
6
D6
5
D5
4
D4
3
D3
2
D2
1
D1
0
D0
Initial Value
Read/Write
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
This 16-bit register pair holds the value that is automatically loaded into the counter/timer (1) when the
counter/timer is enabled, (2) when the count reaches zero in continuous mode or (3) when the trigger is
asserted in re-trigger mode. If capture on both edges is enabled, this register captures the contents of the
counter on the falling edge of the I/O pin.
Copyright 2005
Innovasic.com
Innovasic Semiconductor
ENG 21 0 050519-00
www.Innovasic
1.888.824.4184
Page 29 of 80
INNOVASIC [ INNOVASIC, INC ]
