欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA8344-PLC44I-01 参数 Datasheet PDF下载

IA8344-PLC44I-01图片预览
型号: IA8344-PLC44I-01
PDF下载: 下载PDF文件 查看货源
内容描述: SDLC通信控制器 [SDLC COMMUNICATIONS CONTROLLER]
分类和应用: 通信控制器外围集成电路装置时钟
文件页数/大小: 49 页 / 218 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA8344-PLC44I-01的Datasheet PDF文件第41页浏览型号IA8344-PLC44I-01的Datasheet PDF文件第42页浏览型号IA8344-PLC44I-01的Datasheet PDF文件第43页浏览型号IA8344-PLC44I-01的Datasheet PDF文件第44页浏览型号IA8344-PLC44I-01的Datasheet PDF文件第45页浏览型号IA8344-PLC44I-01的Datasheet PDF文件第46页浏览型号IA8344-PLC44I-01的Datasheet PDF文件第48页浏览型号IA8344-PLC44I-01的Datasheet PDF文件第49页  
IA8044/IA8344  
SDLC COMMUNICATIONS CONTROLLER  
Data Sheet  
· Errata  
Errata data listed for a particular version of the device apply only to that version. If errata data  
applies to more than one version it will be listed under each version affected. Errata data that  
applies to all versions is listed under the heading “Version ALL”. InnovASIC devices are  
manufactured as prototypes and production units. Prototype versions are denoted as ‘PXX‘ and  
production versions are denoted as ‘XX’ with XX being the version number (i.e. 03).  
Version ALL:  
ISSUE:  
Cannot read internal ROM with EPROM verification method.  
SOLUTION: Must use alternate method to read internal ROM. The IA8X44 does not contain  
internal EPROM and therefore does not support the EPROM read feature.  
ISSUE:  
The IA8X44 has a different pullup value than the Intel version. The Intel version  
can source more current than the IA8X44.  
SOLUTION: Adjust external circuits if necessary.  
Version P00:  
ISSUE:  
Incorrect version of Intel 8044 code in internal ROM. Internal ROM contains  
version 2.1 it should contain version 2.3.  
SOLUTION: Version 2.3 ROM code must be run from external memory. Future versions of  
device will contain version 2.3.  
ISSUE:  
The JMP @A+DPTR instruction incorrectly adds carry out of lower byte into higher  
byte of calculated PC value (was using carry as if the @A was a signed value, should  
be an absolute value).  
SOLUTION: Avoid use of this instruction or modify code to account for error. Future versions of  
device will execute this instruction correctly.  
ISSUE:  
When using edge sensitive interrupts the device may miss an interrupt. The problem  
occurs when enabling the interrupts or when TCON is being written to.  
SOLUTION: Change to level sensitive interrupts or use external registers for INT0/1.  
ISSUE:Reads from unused internal locations return 00h. when they should return FFh except for  
two locations which should return 00h.  
SOLUTION: Avoid reading unused locations or mask the value from unused locations.  
ISSUE:  
Setting IE0 or IE1 in TCON does not force an interrupt when in level sensitive  
mode.  
SOLUTION: Use edge sensitive mode for these two interrupt sources.  
Copyright 2003  
innovASIC  
ENG210010112-00  
www.innovasic.com  
Customer Support:  
1-888-824-4184  
The End of Obsolescence  
Page 47 of 49  
 复制成功!