欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA82510 参数 Datasheet PDF下载

IA82510图片预览
型号: IA82510
PDF下载: 下载PDF文件 查看货源
内容描述: 异步串行控制器 [ASYNCHRONOUS SERIAL CONTROLLER]
分类和应用: 控制器
文件页数/大小: 14 页 / 79 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA82510的Datasheet PDF文件第1页浏览型号IA82510的Datasheet PDF文件第2页浏览型号IA82510的Datasheet PDF文件第4页浏览型号IA82510的Datasheet PDF文件第5页浏览型号IA82510的Datasheet PDF文件第6页浏览型号IA82510的Datasheet PDF文件第7页浏览型号IA82510的Datasheet PDF文件第8页浏览型号IA82510的Datasheet PDF文件第9页  
IA82510  
Data Sheet  
ASYNCHRONOUS SERIAL CONTROLLER  
As of Production Ver. 01  
Functional Overview  
Transmitter  
The Transmit function consists of a 4 ´ 11 bit FIFO, and a Transmit Engine. The 4 ´ 11 FIFO is  
configurable as any depth between one and four words inclusive. The transmit engine is  
responsible for reading the data out of the FIFO and placing it in the proper order on the TXD pin.  
The transmit engine is highly configurable to be compatible with numerous formats, including  
16450 and 8250 modes of communication. Transmit Communication parameters that can be  
programmed include:  
·
·
·
·
·
·
Parity modes  
Stop Bits  
Character Length  
FIFO Depth  
Clocking Options  
RTS and CTS modes  
See the Register Description for more details.  
Receiver  
The Receiver function consists of a 4 ´ 11 configurable FIFO and a Receive Engine. The receive  
engine is responsible for sampling the data on the RXD input pin, formatting the data, and placing  
the data in the FIFO. The receive engine is highly configurable with parameters that include:  
·
·
·
·
·
·
·
·
Parity modes  
Stop Bits  
Character Length  
FIFO Depth  
Clocking Options  
Address Matching Options  
Control Character Detection  
RTS and CTS modes  
See the Register Description for more details.  
Bus Interface  
The Bus Interface is a simple interface that allows a micro-processor or micro-controller to read  
and write the IA82510 Registers. It consists of the following I/O lines:  
·
·
·
·
·
·
·
A0, A1, A2 :  
D0-D7 :  
RDn:  
WRn:  
CSn:  
3 Bit Address  
8 Bit Data  
Active Low Read Enable  
Active Low Write Enable  
Active Low Chip Select  
Interrupt Output  
Chip Reset  
INT:  
RESET:  
Copyright  
innovASIC  
2001  
ENG211001219-01  
www.innovasic.com  
Customer Support:  
The End of Obsolescence  
Page 3 of 14  
1-888-824-4184