Page 14 of 17
IA59032
Data Sheet
32-Bit High Speed Microprocessor Slice
SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT:
CP
Set up before Hold after
Set up before Hold after
UNITS
H to L
H to L
L to H
L to H
Input
A,B Source Address
B Destination Address
D(31:0)
Cn
I(2:0)
I(5:3)
I(8:6)
RAM0,31 and Q0, 31
20
10
--
--
--
--
7
1 (note 3)
Do not change (note 2)
--
--
--
--
53 (note 4)
0
0
--
0
0
0
0
3
20
22
28
30
ns
Do not change (note 2)
--
--
7
*Notes :
1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.
2) The phrase “Do Not Change” indicates that certain signals must remain LOW for the duration of the
clock LOW time. Otherwise, erroneous operation may be the result.
3) Prior to clock HIGH to LOW transition, source addresses must be stable to allow time for the
source data to be set up before the latch closes. After this transition the 'A' address may be changed. If it
is not being used as a destination, the B address may also be changed. If it is being used as a destination,
the B address must remain stable during the clock LOW period.
4) Set-up time before HIGH to LOW included here.
Copyright ã 2000
innovASIC
[_________The End of Obsolescenceä
INNOVASIC [ INNOVASIC, INC ]
