IA186ER/IA188ER
Data Sheet
16-Bit/8-Bit Microcontrollers with RAM
February 25, 2013
ACRONYMS AND ABBREVIATIONS
AMD
BIC
CDRAM
CSC
Advanced Micro Devices
Bus Interface and Control
Count for Dynamic RAM
Chip Selects and Control
Disable Address
DA
DMA
EOI
Direct Memory Access
End of Interrupt
ISR
Interrupt Service Routine
Low-Memory Chip Select
Low-Profile Quad Flat Package
Maximum Count
LMCS
LQFP
MC
MDRAM
MILES™
MMCS
NMI
Memory Partition for Dynamic RAM
Managed IC Lifetime Extension System
Midrange Memory Chip Select
nonmaskable interrupt
PCB
PIO
peripheral control block
programmable I/O
PLL
phase-lock-loop
POR
power-on reset
PQFP
PSRAM
RCU
Plastic Quad Flat Package
Pseudo-Static RAM
Refresh Control Unit
RoHS
SFNM
UART
UMCS
Restriction of Hazardous Substances
Special Fully Nested mode
Universal Asynchronous Receiver-Transmitter
Upper Memory Chip Select
IA211110517-02
UNCONTROLLED WHEN PRINTED OR COPIED
http://www.innovasic.com
Customer Support:
Page 13 of 146
1-888-824-4184
INNOVASIC [ INNOVASIC, INC ]
