欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186ES-33VIW 参数 Datasheet PDF下载

AM186ES-33VIW图片预览
型号: AM186ES-33VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 154 页 / 1714 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM186ES-33VIW的Datasheet PDF文件第1页浏览型号AM186ES-33VIW的Datasheet PDF文件第2页浏览型号AM186ES-33VIW的Datasheet PDF文件第3页浏览型号AM186ES-33VIW的Datasheet PDF文件第4页浏览型号AM186ES-33VIW的Datasheet PDF文件第6页浏览型号AM186ES-33VIW的Datasheet PDF文件第7页浏览型号AM186ES-33VIW的Datasheet PDF文件第8页浏览型号AM186ES-33VIW的Datasheet PDF文件第9页  
IA186ES/IA188ES  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
November 15, 2011  
2.2.36 rts0_n/rtr0_n/pio20Ready-to-Send 0 (asynchronous output)/Ready-  
to-Receive 0 (asynchronous input) .................................................................41  
2.2.37 rxd0_n/pio23Receive Data 0 (asynchronous input) ...................................41  
2.2.38 rxd1_n/pio28Receive Data 1 (asynchronous input) ...................................41  
2.2.39 s2_ns0_nBus Cycle Status (synchronous outputs with tristate) ...............41  
2.2.40 s6/lock_n/clkdiv2_n/pio29Bus Cycle Status Bit [6] (synchronous  
output)/Bus Lock (synchronous output)/Clock Divide by 2 (input with  
internal pullup)................................................................................................42  
2.2.41 srdy/pio6Synchronous Ready (synchronous level-sensitive input)............42  
2.2.42 tmrin0/pio11Timer Input 0 (synchronous edge-sensitive input) ................42  
2.2.43 tmrin1/pio0Timer Input 1 (synchronous edge-sensitive input) ..................43  
2.2.44 tmrout0/pio10Timer Output 0 (synchronous output) .................................43  
2.2.45 tmrout1/pio1Timer Output 1 (synchronous output) ...................................43  
2.2.46 txd0/pio22Transmit Data 0 (asynchronous output)....................................43  
2.2.47 txd1/pio27Transmit Data 1 (asynchronous output)....................................43  
2.2.48 ucs_n/once1_nUpper Memory Chip Select (synchronous  
output)/ONCE Mode Request 1 (input with internal pullup) .........................43  
2.2.49 uzi_n/pio26Upper Zero Indicate (synchronous output)..............................44  
2.2.50 vccPower Supply (input)..............................................................................44  
2.2.51 whb_n (IA186ES only)Write High Byte (synchronous output with  
tristate)............................................................................................................44  
2.2.52 wlb_n/wb_nWrite Low Byte (IA186ES only) (synchronous output  
with tristate)/Write Byte (IA188ES only) (synchronous output with  
tristate)............................................................................................................44  
2.2.53 wr_nWrite Strobe (synchronous output) ....................................................44  
2.2.54 x1Crystal Input ...........................................................................................44  
2.2.55 x2Crystal Input ...........................................................................................44  
2.3 Pins Used by Emulators ..............................................................................................45  
Maximum Ratings, Thermal Characteristics, and DC Parameters .......................................45  
Device Architecture..............................................................................................................47  
4.1 Bus Interface and Control ...........................................................................................47  
4.2 Clock and Power Management ...................................................................................49  
4.3 System Clocks.............................................................................................................49  
4.4 Power-Save Mode .......................................................................................................50  
4.5 Initialization and Reset................................................................................................50  
4.6 Reset Configuration Register ......................................................................................50  
4.7 Chip Selects.................................................................................................................50  
4.8 Chip-Select Timing .....................................................................................................50  
4.9 Ready- and Wait-State Programming..........................................................................51  
4.10 Chip-Select Overlap ....................................................................................................51  
4.11 Upper-Memory Chip Select ........................................................................................52  
4.12 Low-Memory Chip Select...........................................................................................52  
3.  
4.  
®
IA211050902-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.innovasic.com  
Customer Support:  
Page 5 of 154  
1-888-824-4184