欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLD7002-16ES 参数 Datasheet PDF下载

TLD7002-16ES图片预览
型号: TLD7002-16ES
PDF下载: 下载PDF文件 查看货源
内容描述: [The TLD7002-16ES is a 16 channel device with integrated and protected output stages. It is designed to control LEDs with a current up to 76.5 mA as linear current sink (LCS). The power stages can be configured in parallel for higher load currents. Each individual power output stage is configured to a 6-bit current set value stored in the OTP. 16 independent and individual PWM configurations can be set. A high-speed lighting interface is used for device OTP programming, configuration, control and]
分类和应用:
文件页数/大小: 82 页 / 3105 K
品牌: INFINEON [ Infineon ]
 浏览型号TLD7002-16ES的Datasheet PDF文件第43页浏览型号TLD7002-16ES的Datasheet PDF文件第44页浏览型号TLD7002-16ES的Datasheet PDF文件第45页浏览型号TLD7002-16ES的Datasheet PDF文件第46页浏览型号TLD7002-16ES的Datasheet PDF文件第48页浏览型号TLD7002-16ES的Datasheet PDF文件第49页浏览型号TLD7002-16ES的Datasheet PDF文件第50页浏览型号TLD7002-16ES的Datasheet PDF文件第51页  
TLD7002-16ES  
Datasheet  
9 Communication interface  
9
Communication interface  
The device provides a UART-based protocol HSLI, where the LCU can write and read registers to and from each device  
sharing the same bus.  
The device provides the OTP programming and OTP emulation functions via the HSLI interface.  
9.1  
Protocol layer - High Speed Lighting Interface  
General description  
9.1.1  
The High-speed Lighting Interface (HSLI) is a digital interface for high performance automotive applications. The  
interface data link layer is based on a standard universal asynchronous receiver transmitter (UART) bit stream. The  
protocol is designed to support direct device-to-µC connections as well as CAN-FD transceivers to implement a robust  
connection scheme for remote control applications. Thanks to the lean protocol implementation, high update rates  
can be achieved despite limited bandwidth especially with remote interfaces.  
9.1.2  
Main features  
The HSLI is a cost efficient interface for high performance automotive applications. HSLI can be used as highly flexible  
interface for transferring data.  
Single master, multiple slave concept  
Synchronization of single or multiple slaves  
Supports bus configurations with up to 31 addressable slaves and 1 broadcast address  
Bidirectional communication  
Auto-bit rate detection within the range from 200 kbit/s up to 2 Mbit/s when LP_INIT='0' or up to 500 kbit/s when  
LP_INIT='1'.  
9.1.3  
Frame structure  
The frame consists of a number of bytes:  
one sync byte  
one master request  
followed by 0 to n master data bytes  
and 0 to n slave data bytes  
The structure of a full communication frame is shown below:  
Figure 17  
Structure of a frame  
9.1.4  
HSLI interframe delay  
The HSLI aborts processing the communication when no dominant ("0") bus communication occurred longer than  
the interfame delay tframedly. The master needs to wait longer than tframedly between two consecutive frames.  
The interframe delay is configurable via the OTP according to following table:  
Datasheet  
47  
Rev.1.00  
2022-05-03  
 复制成功!