欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第142页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第143页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第144页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第145页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第147页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第148页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第149页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第150页  
TC39x BC/BD-Step  
Pin Definition and Functions: LFBGA-516 Package Variant Pin Configuration  
Table 2-20 Port 33 Functions (cont’d)  
Ball  
Symbol  
Ctrl. Buffer  
Type  
Function  
AE15 P33.1  
GTM_TIM3_IN1_15  
I
SLOW /  
PU1 /  
VEVRSB  
/ ES5  
General-purpose input  
Mux input channel 1 of TIM module 3  
Mux input channel 5 of TIM module 1  
Mux input channel 5 of TIM module 0  
Trigger/Gate input, channel 1  
RXD inputs (receive data) channel 0  
Modulator clock input, channel 2  
Receive input channel 9  
GTM_TIM1_IN5_6  
GTM_TIM0_IN5_6  
EDSADC_ITR1E  
PSI5_RX0C  
EDSADC_DSCIN2B  
SENT_SENT9C  
ASCLIN8_ARXC  
IOM_PIN_1  
Receive input  
GPIO pad input to FPC  
EVADC_G10CH6  
EVADC_FC6CH0  
P33.1  
AI  
Analog input channel 6, group 10  
Analog input FC channel 6  
General-purpose output  
O0  
O1  
GTM_TOUT23  
IOM_MON0_1  
IOM_GTM_1  
GTM muxed output  
Monitor input 0  
GTM-provided inputs to EXOR combiner  
Slave select signal output  
Master SPI clock output  
ASCLIN3_ASLSO  
QSPI2_SCLK  
O2  
O3  
O4  
O5  
O6  
O7  
EDSADC_DSCOUT2  
EVADC_EMUX02  
EVADC_FC4BFLOUT  
Modulator clock output  
Control of external analog multiplexer interface 0  
Boundary flag output, FC channel 4  
Reserved  
Data Sheet  
146  
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!