欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEB2091NV5.3 参数 Datasheet PDF下载

PEB2091NV5.3图片预览
型号: PEB2091NV5.3
PDF下载: 下载PDF文件 查看货源
内容描述: 集成电路通信( ISDN Echocancellation电路) [ICs for Communications(ISDN Echocancellation Circuit)]
分类和应用: 电信集成电路综合业务数字网通信
文件页数/大小: 299 页 / 1531 K
品牌: INFINEON [ Infineon ]
 浏览型号PEB2091NV5.3的Datasheet PDF文件第43页浏览型号PEB2091NV5.3的Datasheet PDF文件第44页浏览型号PEB2091NV5.3的Datasheet PDF文件第45页浏览型号PEB2091NV5.3的Datasheet PDF文件第46页浏览型号PEB2091NV5.3的Datasheet PDF文件第48页浏览型号PEB2091NV5.3的Datasheet PDF文件第49页浏览型号PEB2091NV5.3的Datasheet PDF文件第50页浏览型号PEB2091NV5.3的Datasheet PDF文件第51页  
PEB 2091  
PEF 2091  
Pin Descriptions  
Pin No.  
P-LCC-44 T-QFP64  
M-QFP64  
Pin No.  
Symbol Input (I)  
Output (O)  
Function  
Not  
available  
64  
ICE  
I
IOM®-2 Clocks Enable  
In IOM®-2 Master modes:  
’0’: no FSC and DCL clocks are output.  
Clocks may be applied to pins FSC and  
DCL. However, they are ignored by the  
IEC-Q. Data on pin DIN is ignored. Pin  
DOUT is ’floating’.  
’1’: Behavior as in former versions of  
the IEC-Q. The IOM®-2 clocks FSC  
and DCL are output on the  
corresponding pins.  
Due to an internal 100 kOhm pull-up  
resistor this is the default configuration  
after reset if pin ICE is not connected.  
This pin can be overridden by the bit  
ADF2:ICEC. For more information  
see "IOM®-2 Enable/Disable Mode",  
page 53.  
In IOM®-2 Slave modes:  
Connect to VDD or leave open.  
Internal pull up.  
Not  
42  
SG  
O
Stop/Go Bit Status Pin  
available  
Gives the status of the S/G bit in TE  
mode if the S/G bit control function is  
being used, see "Indication of S/G Bit  
Status on Pin SG", page 205, for  
details.  
In all other modes the SG pin in set to  
’1’.  
2.2.2.10 Test Pin  
29  
51  
TP  
I
Test pin: Not available to user. Do not  
connect. Internal pull-down resistor.  
Semiconductor Group  
47  
Data Sheet 01.99