欢迎访问ic37.com |
会员登录 免费注册
发布采购

507M-01DSW 参数 Datasheet PDF下载

507M-01DSW图片预览
型号: 507M-01DSW
PDF下载: 下载PDF文件 查看货源
内容描述: [Clock Generator, 200MHz, DIE]
分类和应用: 时钟外围集成电路晶体
文件页数/大小: 7 页 / 175 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号507M-01DSW的Datasheet PDF文件第1页浏览型号507M-01DSW的Datasheet PDF文件第2页浏览型号507M-01DSW的Datasheet PDF文件第3页浏览型号507M-01DSW的Datasheet PDF文件第5页浏览型号507M-01DSW的Datasheet PDF文件第6页浏览型号507M-01DSW的Datasheet PDF文件第7页  
ICS507-01
PECL CLOCK SYNTHESIZER
PECL MULTIPLIER
Recommended Operation Conditions
Parameter
Ambient Operating Temperature (commercial)
Ambient Operating Temperature (industrial)
Power Supply Voltage (measured in respect to GND)
Min.
0
-40
+3.15
Typ.
Max.
+70
+85
+3.45
Units
°
C
°
C
V
DC Electrical Characteristics
VDD=5 V,
unless stated otherwise
Parameter
Operating Voltage
Input High Voltage
Input Low Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Operating Supply Current
Internal Crystal Capacitance,
X1 and X2
Input Capacitance
Notes:
Symbol
VDD
V
IH
V
IL
V
IH
V
IL
V
OH
V
OL
IDD
Conditions
ICLK only
ICLK only
S0, S1
S0, S1
Note 2
Note 2
No load, 155.52
MHz, Note 3
Pins 1, 8
S0, S1
Min.
3.0
VDD/2+1
VDD-0.5
Typ.
VDD/2
VDD/2
Max.
5.5
VDD/2-1
0.5
Units
V
V
V
V
V
V
V
mA
pF
pF
VDD-1.2
VDD-2.0
63
26
5
1. All typical values are at 5.0 V and 25°C unless otherwise noted.
2. VOH and VOL can be set by the external resistor values on the PECL outputs.
3. IDD includes the current through the external resistors, which can be modified.
4. The phase relationship between input and output can change at power up. For a fixed phase
relationship, see one of the ICS zero delay buffers.
5. Except S1=0, S0=0 setting (This setting specific to 16 MHz in, 155.52 MHz out).
IDT™ / ICS™
PECL CLOCK SYNTHESIZER
4
ICS507-01
REV I 041905