欢迎访问ic37.com |
会员登录 免费注册
发布采购

29FCT2052BTP 参数 Datasheet PDF下载

29FCT2052BTP图片预览
型号: 29FCT2052BTP
PDF下载: 下载PDF文件 查看货源
内容描述: [PDIP-24, Tube]
分类和应用: 光电二极管逻辑集成电路触发器
文件页数/大小: 7 页 / 110 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号29FCT2052BTP的Datasheet PDF文件第1页浏览型号29FCT2052BTP的Datasheet PDF文件第2页浏览型号29FCT2052BTP的Datasheet PDF文件第4页浏览型号29FCT2052BTP的Datasheet PDF文件第5页浏览型号29FCT2052BTP的Datasheet PDF文件第6页浏览型号29FCT2052BTP的Datasheet PDF文件第7页  
IDT29FCT2052AT/BT/CT
FAST CMOS OCTAL REGISTERED TRANSCEIVER
COMMERCIAL TEMPERATURE RANGE
PIN DESCRIPTION
Name
A
0-7
B
0-7
CPA
CEA
OEB
CPB
CEB
OEA
I/O
I/O
I/O
I
I
I
I
I
I
Description
Eight bidirectional lines carrying the A Register inputs or B Register outputs.
Eight bidirectional lines carrying the B Register inputs or A Register outputs.
Clock for the A Register. When
CEA
is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal.
Clock Enable for the A Register. When
CEA
is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. When
CEA
is HIGH, the A Register holds its contents, regardless of CPA signal transitions.
Output Enable for the A Register. When
OEB
is LOW, the A Register outputs are enabled onto the B
0-7
lines. When
OEB
is HIGH, the B
0-7
outputs
are in the high-impedance state.
Clock for the B Register. When
CEB
is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal.
Clock Enable for the B Register. When
CEB
is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal. When
CEB
is HIGH, the B Register holds its contents, regardless of CPB signal transitions.
Output Enable for the B Register. When
OEA
is LOW, the B Register outputs are enabled onto the A
0-7
lines. When
OEA
is HIGH, the A
0-7
outputs
are in the high-impedance state.
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: T
A
= -40°C to +85°C, V
CC
= 5.0V ± 5%
Symbol
V
IH
V
IL
I
IH
I
IL
I
OZH
I
OZL
I
I
V
IK
V
H
I
CC
Parameter
Input HIGH Level
Input LOW Level
Input HIGH Current
(4)
Input LOW Current
(4)
High Impedance Output Current
(3-State Output pins)
(4)
Input HIGH Current
(4)
Clamp Diode Voltage
Input Hysteresis
Quiescent Power Supply Current
V
CC
= Max., V
I
= V
CC
(Max.)
V
CC
= Min., I
IN
= –18mA
V
CC
= 3V, V
IN
= GND or V
CC
V
CC
= Max.
Test Conditions
(1)
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
V
CC
= Max.
V
I
= 2.7V
V
I
= 0.5V
V
O
= 2.7V
V
O
= 0.5V
Min.
2
Typ.
(2)
–0.7
200
0.01
Max.
0.8
±1
±1
±1
±1
±1
–1.2
1
µA
V
mV
mA
Unit
V
V
µA
OUTPUT DRIVE CHARACTERISTICS
Symbol
I
ODL
I
ODH
V
OH
V
OL
Parameter
Output LOW Current
Output HIGH Current
Output HIGH Voltage
Output LOW Voltage
Test Conditions
(1)
V
CC
= 5V, V
IN
= V
IH
or V
IL,
V
OUT
= 1.5V
(3)
V
CC
= 5V, V
IN
= V
IH
or V
IL,
V
OUT
= 1.5V
(3)
V
CC
= Min.
V
IN
= V
IH
or V
IL
V
CC
= Min.
V
IN
= V
IH
or V
IL
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. The test limit for this parameter is ±5µA at T
A
= -55°C.
Min.
16
–16
2.4
Typ.
(2)
48
–48
3.3
0.3
Max.
0.5
Unit
mA
mA
V
V
I
OH
= -15mA
I
OL
= 12mA
3