欢迎访问ic37.com |
会员登录 免费注册
发布采购

1893CFI 参数 Datasheet PDF下载

1893CFI图片预览
型号: 1893CFI
PDF下载: 下载PDF文件 查看货源
内容描述: [Interface Circuit, 1-Trnsvr, CMOS, PDSO48, 0.300 MM INCH, SSOP-48]
分类和应用: 网络接口电信集成电路电信电路光电二极管
文件页数/大小: 136 页 / 1040 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1893CFI的Datasheet PDF文件第93页浏览型号1893CFI的Datasheet PDF文件第94页浏览型号1893CFI的Datasheet PDF文件第95页浏览型号1893CFI的Datasheet PDF文件第96页浏览型号1893CFI的Datasheet PDF文件第98页浏览型号1893CFI的Datasheet PDF文件第99页浏览型号1893CFI的Datasheet PDF文件第100页浏览型号1893CFI的Datasheet PDF文件第101页  
ICS1893AF Data Sheet - Release  
Chapter 8 Management Register Set  
8.14.1 Node/Repeater Configuration (bit 19.15)  
The Node/Repeater Configuration bit indicates the NOD/MODE.  
In Node mode:  
– The SQE Test default setting is enabled.  
– The Carrier Sense signal (CRS) is asserted in response to either transmit or receive activity.  
8.14.2 Hardware/Software Priority Status (bit 19.14)  
The Hardware/Software Priority Status bit indicates the SW mode.  
The (MDIO) register bits control the ICS1893AF configuration.  
8.14.3 Remote Fault (bit 19.13)  
The ISO/IEC specification defines bit 5.13 as the Remote Fault bit, and bit 19.13 is functionally identical to  
bit 5.13. The Remote Fault bit is set based on the Link Control Word received from the remote link partner.  
When this bit is a logic:  
Zero, it indicates the remote link partner does not detect a Link Fault.  
One, it indicates to an STA that the remote link partner detects a Link Fault.  
8.14.4 ICS Reserved (bits 19.12:8)  
See Section 8.11.2, “ICS Reserved (bits 16.14:11)”, the text for which also applies here.  
8.14.5 Twisted Pair Tri-State Enable, TPTRI (bit 19.7)  
The ICS1893AF provides a Twisted Pair Tri-State Enable bit. This bit forces the TP_TXP and TP_TXN  
signals to a high-impedance state. When this bit is set to logic:  
Zero, the Twisted Pair Interface is operational.  
One, the Twisted Pair Interface is tri-stated.  
8.14.6 ICS Reserved (bits 19.6:1)  
See Section 8.11.2, “ICS Reserved (bits 16.14:11)”, the text for which also applies here.  
8.14.7 Automatic 100Base-TX Power-Down (bit 19.0)  
The Automatic 100Base-TX Power Down bit provides an STA with the means of enabling the ICS1893AF  
to automatically shut down 100Base-TX support functions when 10Base-T operations are being used.  
When this bit is set to logic:  
Zero, the 100Base-TX Transceiver does not power down automatically in 100Base-TX mode.  
One, and the ICS1893AF is operating in 10Base-T mode, the 100Base-TX Transceiver automatically  
turns off to reduce the overall power consumption of the ICS1893AF.  
Note: There are other means of powering down the 100Base-TX Transceiver (for example, when the  
entire device is isolated using bit 0:10).  
ICS1893AF,
Copyright © 2004, Integrated Circuit Systems, Inc.  
All rights reserved.  
97