欢迎访问ic37.com |
会员登录 免费注册
发布采购

1893CFI 参数 Datasheet PDF下载

1893CFI图片预览
型号: 1893CFI
PDF下载: 下载PDF文件 查看货源
内容描述: [Interface Circuit, 1-Trnsvr, CMOS, PDSO48, 0.300 MM INCH, SSOP-48]
分类和应用: 网络接口电信集成电路电信电路光电二极管
文件页数/大小: 136 页 / 1040 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1893CFI的Datasheet PDF文件第99页浏览型号1893CFI的Datasheet PDF文件第100页浏览型号1893CFI的Datasheet PDF文件第101页浏览型号1893CFI的Datasheet PDF文件第102页浏览型号1893CFI的Datasheet PDF文件第104页浏览型号1893CFI的Datasheet PDF文件第105页浏览型号1893CFI的Datasheet PDF文件第106页浏览型号1893CFI的Datasheet PDF文件第107页  
ICS1893AF Data Sheet - Release  
Chapter 9 Pin Diagram, Listings, and Descriptions  
Table 9-6. PHY Address and LED Pins  
Pin  
Pin  
Pin  
Pin Description  
Name Number  
Type  
P3TD 6  
Input or PHY (Address Bit) 3 / Transmit Data LED.  
Output For more information on this pin, see Section 6.5, “Status Interface”.  
These multi-function configuration pins are:  
– Input pins during either a power-on reset or a hardware reset. In this  
case, these pins configure the address of the ICS1893AF PHY  
Address Bit 3.  
– Output pins following reset. In this case, this pin provides indication  
of Transmit activity.  
As an input pin:  
This pin establishes the address for the ICS1893AF. When the signal  
on one of these pins is logic:  
– Low, that address bit is set to logic zero.  
– High, that address bit is set to logic one.  
As an output pin:  
When the signal on this pin is:  
– De-asserted, this state indicates the ICS1893AF does not have  
Transmit activity.  
– Asserted, this state indicates the ICS1893AF has Transmit activity.  
Caution: This pin must not float. (See the notes at Section 9.2.2,  
“Multi-Function (Multiplexed) Pins: PHY Address and LED  
Pins”.)  
P4RD  
8
Input or PHY (Address Bit) 4 / Receive Data LED.  
Output For more information on this pin, see Section 6.5, “Status Interface”.  
This multi-function configuration pin is:  
– An input pin during either a power-on reset or a hardware reset. In  
this case, this pin configures the ICS1893AF when it is in either  
hardware mode or software mode.  
– An output pin following reset. In this case, this pin provides activity  
status of the ICS1893.  
An an input pin:  
This pin establishes the address for the ICS1893AF. When the signal  
on this pin is logic:  
– Low, that address bit is set to logic zero.  
– High, that address bit is set to logic one.  
As an output pin:  
When the signal on this pin is:  
– De-asserted, this state indicates the ICS1893AF does not have  
Receive activity.  
– Asserted, this state indicates the ICS1893AF has Receive activity.  
Caution: This pin must not float. (See the notes at Section 9.2.2,  
“Multi-Function (Multiplexed) Pins: PHY Address and LED  
Pins”.)  
ICS1893AF,
Copyright © 2004, Integrated Circuit Systems, Inc.  
All rights reserved.  
103